THE Z80 INSTRUCTIONS: INDIVIDUAL DESCRIPTION

ON	OFF
C (carry)	NC (no carry)
M (minus)	P (plus)
Z (zero)	NZ (non zero)
PE (even)	PO (odd)
	ON C (carry) M (minus) Z (zero) PE (even)

ABBREVIATIONS

- changed functionally according to operation
- O flag is set to zero
- 1 flag is set to one
- ? flag is set randomly by operation
- X special case, see accompanying note on that page

bit positions 3 and 5 are always random

Format:

ADC A, s Add accumulator and specified operand with carry.

Function: $A \leftarrow A + s + C$

 \underline{s} : may be r, n, (HL), (IX + d), or (IY + d)



r may be any one of:

Description:

The operand s and the carry flag C from the status register are added to the accumulator, and the result is stored in the accumulator. s is defined in the description of the similar ADD instructions.



ADC HL, ss Add with carry HL and register pair ss.

Function: $HL \leftarrow HL + ss + C$

Format:



Description: The contents of the HL register pair are added to the contents of the specified register pair, and then the contents of the carry flag are added. The final result is stored back in HL. ss may be any one of:

BC – 00	HL – 10
DE – 01	SP – 11



Timing:4 M cycles; 15 T states: 75 usec @ 2 MHzAddressing Mode:Implicit.

Flags:



H is set if there is a carry from bit 11.

Example:

ADC HL, DE

Before:

After:





ADD A, (HL) Add accumulator with indirectly addressed memory location (HL).

Function: $A \leftarrow A + (HL)$

Format:



Description: The contents of the accumulator are added to the contents of the memory location addressed by the HL register pair. The result is stored in the accumulator.



Timmg: 2 M cycles; 7 T states: 3.5 usec @ 2 MHz

Addressing Mode: Indirect.



THE Z80 INSTRUCTION SET



ADD A, (IX + d) Add accumulator with indexed addressed memory location (IX + d)

Function: $A \leftarrow A + (IX + d)$

Format:



Description: The contents of the accumulator are added to the contents of the memory location addressed by the contents of the IX register plus the immediate offset value. The result is stored in the accumulator.



Timing: 5 M cycles; 19 T states: 9.5 usec @ 2 MHz

Addressing Mode: Indexed.

Flags: S Z H P& N C

Example:

ADD A, (IX + 3)



ADD A, (IY + d) Add accumulator with indexed addressed memory location (IY + d)

 $A \leftarrow A + (IY + d)$ Function: Format: byte 1: FD 0 ŧ. L ι ſ T I 0 byte 2: 86 0 ۵ 0 0 ۱ ı byte 3: offset value d

Description: The contents of the accumulator are added to the contents of the memory location addressed by the contents of the IY register plus the given offset value. The result is stored in the accumulator.



Timing: 5 M cycles; 19 T states; 9.5 usec @ 2 MHz

Addressing Mode: Indexed.

Flags: S Z H P N C

THE Z80 INSTRUCTION SET

```
Example:
```

ADD A, (IY + 1)



ADD A, n Add accumulator with immediate data n.

Function: $A \leftarrow A + n$

Format:



Description: The contents of the accumulator are added to the contents of the memory location immediately following the op code. The result is stored in the accumulator.



Timing: 2 M cycles; 7 T states: 3.5 usec @ 2 MHz

Addressing Mode: Immediate.

Flags:

SZH P/@NC

Example:

ADD A, E2

43

Before:

A

After:



OBJECT CODE

200

ADD A, r Add accumulator with register r.

Function: $A \leftarrow A + r$

Fo	r	n	1	a	l	
Fo	r	n	1	a	l	•

ł	0	0	0	0	

Description: The contents of the accumulator are added with the contents of the specified register. The result is placed in the accumulator. r may be any one of:

A – 111	E – 011
B - 000	H – 100
C – 001	L – 101
D - 010	

L

B5





Addressing Mode: Implicit.

- Byte Codes: r: A B C D E H 87 80 81 82 83 84
- Flags: S Z H P/ V N C

Example:

ADD A, B

Before:

After:







OBJECT CODE

ADD HL, ss Add HL and register pair ss.

Function: HL + HL + ss.

Format:



Description:

The contents of the specified register pair are added to the contents of the HL register pair and the result is stored in HL. ss may be any one of:

BC - 00	HL – 10
DE - 01	SP – 11





Addressing Mode: Implicit.

Byte Codes:	SS: BC DE HL SP 09 19 29 39	
Flags:	SZH P/VNC	
	C is set by carry from bit 15, reset otherw H is set by a carry from bit 11	/íse.

Example:

ADD HL, HL

Before:

After:



Н 0681 Ц Н ОССАЗ

ADD IX, rr Add IX with register pair rr.

Function: IX 🕶 IX + rr Format: byte 1: DD 0 L 0 ъł I. t 1 1 byte 2 0 0 t 0 i 0 c ¢

Description: The contents of the IX register are added to the contents of the specified register pair and the result is stored back in IX. rr may be anyone of:

BC	- 00	IX – 10
DE	- 01	SP – 11



Timng:

4 M cycles; 15 T states: 7.5 usec @ 2 MHz

Addressing Mode: Implicit.

Flags:

S	z	н	P/V	Ν	С
		?		0	

H is set by carry out of bit 11. C is set by carry from bit 15.

Example:

ADD IX, SP

Before:

After:





ADD IY, rr Add IY and register pair rr.

Function: $IY \leftarrow IY + rr$

Format:



Description: The contents of the IY register are added to the contents of the specified register pair and the result is stored back in IY. rr may be any one of:

BC - 00	IY - 10
DE - 01	SP - 11



Timing:

4 M cycles; 15 T states: 7.5 usec @ 2 MHz

Addressing Mode: Implicit.

Byte Codes: rr: BC DE 1Y SP FD- 09 19 29 39



H is set by carry out of bit 11. C is set by carry out of bit 15.

Example:

ADD IY, DE

Before:

After:



FD 19 OBJECT CODE



r may be any one of:

A – 111	E – 011
B - 000	H - 100
C – 001	L - 101
D – 010	

Description: The accumulator and the specified operand are logically 'and'ed and the result is stored in the accumulator. s is defined in the description of the similar ADD instructions.

Data Flow:



-		
1	iming:	
•		

s:	M cycles:	T states:	usec @ 2 MHz:
r	1	4	2
n	2	7	3.5
(HL)	2	7	3.5
(IX + d)	5	19	9.5
(IY + d)	5	19	9.5

Addressing Mode: r: implicit; n: immediate; (HL): indirect; (IX + d), (IY + d): indexed.

Byte Codes:	AND	r	r: A	В	_ <u>C</u> _	D	<u>E</u>	<u>н</u>	L	
-			A7	A0	Al	A2	A3	A4	A5	

Flags:	S	Z	н	(<u> P</u> ~	Ν	С
			1			0	0

Example:

AND 4B

Before:

After:

A 36

A /////92/////



BIT b, (HL) Tes

Test bit b of indirectly addressed memory location (HL)

Function: Z ← (HL)_b

Formal:



Description: The specified bit of the memory location addressed by the contents of the HL register pair is tested and the Z flag is set according to the result. b may be any one of:

0 - 000	4 -	100
1 - 001	5 -	101
2 - 010	6 -	110
3 - 011	7	111



Timing:

3 M cycles; 12 T states; 6 usec @ 2 MHz

Addressing Mode: Indirect.

 S
 Z
 H
 P/V
 N
 C

 2
 0
 1
 7
 0

Example:

BIT 3, (HL)

Before:

After:





BIT b, (IX + d) Test bit b of indexed addressed memory location (IX + d)

Function: $Z \leftarrow (\overline{IX + d})_b$

Format:



Description: The specified bit of the memory location addressed by the contents of the IX register plus the given offset value is tested and the Z flag is set according to the result. b may be any one of:

0	-	000	5	—	101
1	-	001	6	_	110
2	_	010	7	-	111
3	_	011			
4	_	100			



Timing: 5 M cycles; 20 T states: 10 usec @ 2 MHz

Addressing Mode: Indexed.





OBJECT CODE

DD

CB 0 76 **BIT** b, (IY + d) Test bit b of the indexed addressed memory location (IY + d)

Function:

$$Z \leftarrow (IY + d)_b$$

Format:



Description: The specified bit of the memory location addressed by the contents of the IY register plus the given offset value is tested and the Z flag is set according to the result. b may be any one of:

0	-	000	4 –	100
l	_	001	5 —	101
2	-	010	6 —	110
3	-	011	7 -	I i 1



Timing: 5 M cycles; 20 T states; 10 usec @ 2 MHz

Addressing Mode: Indexed.

Byte Codes:	b ::	0	1	2	3	4	5	6	7	
	FD-CB-d-	46	4E	56	5 E	66	δE	76	7E	

Flags:	S	Z		1	P/V	N	C
	?		1		7	0	

Example:

BIT 0, (IY + 1)









	\frown	
FF12	61	
FF13	B2	
	$\langle \rangle$	

	\frown
FF12	61
FF13	B2
	\square

216

BIT b, r	Test bit b of register r.		
Function:	$Z \leftarrow \overline{r_b}$		
Format:	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		

Description: The specified bit of the given register is tested and the zero flag is set according to the results. b and r may be any one of:

b:	0 - 000	4 - 100
	1 - 001	5 — 101
	2 - 010	6 - 110
	3 - 011	7 - 111
r:	A – 111	E – 011
	B - 000	H – 100
	C - 001	L – 101
	D – 010	



Timing:

2 M cycles; 8 T states; 4 usec @ 2 MHz

Addressing Mode: Implicit.

CB-

Byte Codes:

b: (r: A	в	С	Ð	E	н	ι	_
0	47	40	41	42	43	44	45	ĺ
1	4F	48	49	4A	4B	4C	4D	
2	57	50	51	52	53	54	55	
С	5F	58	59	5A	5B	5C	5D	
4	67	60	61	62	63	\$4	65	
5	6F	68	69	óА	óВ	۶C	6D	
6	77	70	71	72	73	74	75	
7	7F	7B	79	7A	7B	7C	7D	



Example:

BIT 4, B



CALL cc, pq	Call subroutine	on condition.
-------------	-----------------	---------------

Function:	if cc true: $(SP - 1) \leftarrow PC_{high}$; $(SP - 2) \leftarrow PC_{low}$; $SP \leftarrow SP - 2$; $PC \leftarrow pq$
	If cc false: $PC \leftarrow PC + 3$

For	mat:
-----	------

1	ı				1	0	0	byte l
+	r I	۹ ا		r 4 —		۲ ۱	 	low orc
-	1 1	T	ر	י ק	F*=*-	r		byte 3: high or

byte 1 byte 2: address, low order byte 3: address, high order

Description: If the condition is met, the contents of the program counter are pushed onto the stack as described for the PUSH instructions. Then, the contents of the memory location immediately following the opcode are loaded into the low order of the PC and the contents of the second memory location after the the opcode are loaded into the high order half of the PC. The next instruction fetched will be from this new address. If the condition is not met, the address pq is ignored and the following instruction is executed. cc may be any one of:

NZ – 000	PO –	100
Z – 001	PE –	101
NC - 010	Р —	100
C – 011	М —	111

An RET instruction can be used at the end of the subroutine being called to restore the PC.

Data Flow:



Timing:

	M cycles:	T states:	usec @ 2 MHz
condition true:	5	17	8.5
not true:	3	10	5

Addressing Mode: Immediate.



Example:

CALL Z, B042



CALL pq Call subroutine at location pq.

Function:

 $(SP - 1) \leftarrow PC_{high}; (SP - 2) \leftarrow PC_{low}; SP \leftarrow SP - 2; PC \leftarrow pq$

Format:

1	1	0	0	1	1	0		byte I: CD 205
-	ι						$ \ge $	byte 2: address, low order
- .	,				יי ני		-	byte 3: address, high order

Description: The contents of the program counter are pushed onto the stack as described for the PUSH instructions. The contents of the memory location immediately following the opcode are then loaded into the low order half of the PC and the contents of the second memory location after the opcode are loaded in the high order half of the PC. The next instruction will be fetched from this new address.



Timing: 5 M cycles; 17 T states: 8.5 usec @ 2 MHz

Addressing Mode: Immediate.

THE Z80 INSTRUCTION SET



CCF Complement carry flag.

Function:



Format:



Description:

The carry flag is complemented.



Timing: I M cycle; 4 T states: 2 usec @ 2 MHz

Addressing Mode: Implicit.

Flags:	s	Z	н	P/V	Ν	С	
U			;		0		
CPs Compare operand s to accumulator.

Function: A – s Format: s: may be r, n, (HL), (IX + d), or (IY + d). 1 0 1 t t Г ι t ſ I. 0 FE ſ t n data

0

0

I

0

ì

1 I. 0 I. t I.

> ŧ. t

> ſ 1

1 1 ١

1

t I Í 0

t

t

à

d

0 r

ı

0

L

I.

1

0

t

0 ŧ

byte 2: immediate

byte 1: BE

byte i: DD

byte 2: BE

byte 3: offset value

byte 1: FD

byte 2: BE

byte 3: offset value

r may be any one of:

(HL)

(IX + d)

(IY + d)

A – 111 E - 011 B - 000H - 100C - 001 L - 101 D - 010

Description:

The specified operand is subtracted from the accumulator, and the result is discarded. s is defined in the description of the similar ADD instructions.



Timing:

s:	M cycles:	T states:	usec @ 2 MHz:
r	1	4	2
n	2	7	3.5
(HL)	2	7	3.5
(IX + d)	5	19	9.5
(IY + d)	5	19	9.5

Addressing Modes: r: implicit; n: immediate; (HL): indirect; (IX + d), (IY + d): indexed

Byte Codes:	CP	r:	r:	A	B	c	D	E	н	L
-				BF	88	89	BA	BB	BC	8D

Flags:	S	z	_	н	P <i>A</i> Ø	N	C	
-						1		

Example:	СР	(HL)
----------	----	------

8203









96 06 /// F A н B203 lι





42



CPD	Compare with decrement.
Function:	A - [HL]; HL - I; BC - BC - I
Format:	1 1 1 0 1 1 0 1 byte 1: ED
	1 0 1 0 1 0 0 1 byte 2: A9

The contents of the memory location addressed by Description; the HL register pair are subtracted from the contents of the accumulator and the result is discarded. Then both the HL register pair and the BC register pair are decremented.



Timing: 4 M cycles; 16 T states: 8 usec @ 2 MHz

Addressing Mode: indirect.

Flags:

S Ζ P/VN C н - Reset if BC = 0 after execution; set otherwise X I 🖌 🖌 1 Set if A = [HL]

Example: CPD



CPDR	Block compare with decremer	ıt.
Function:	A [HL]; HL HL 1; Repeat until BC = 0 or A = $ $	BC
Format:	1 1 1 0 1 1 0 1	byte 1: ED
		byte 2: B9

Description: The contents of the memory location addressed by the HL register pair are subtracted from the contents of the accumulator and the result is discarded. Then both the BC register pair and the HL register pair are decremented. If BC $\neq 0$ and A \neq [HL], the program counter is decremented by two and the instruction is re-executed.



Timing:

BC = 0 or A = [HL]: 4 M cycles; 16 T states: 8 usec @ 2 MHz BC \neq 0 and A \neq [HL]: 5 M cycles; 21 T states: 10.5 usec @ 2 MHz



6100

OBJECT CODE



230

СРІ	Compare with increment.
Function:	$A - [HL]; HL \leftarrow HL + 1; BC \leftarrow BC - 1$
Format:	1 1 0 1 0 1 byte 1: ED 1 0 1 0 0 0 1 byte 2: A1

Description: The contents of the memory location addressed by the HL register pair are subtracted from the contents of the accumulator and the result is discarded. The HL register pair is incremented and the BC register pair is decremented.





Addressing Mode: indirect.

Flags:

$$S = 0$$
 after execution set otherwise

$$S = 0$$
 after execution set otherwise

$$S = 0$$
 after execution set otherwise

$$S = 0$$
 after execution set otherwise



232

CPIR Block compare with increment.

Function: $A - [HL]; HL \rightarrow HL + 1; BC \rightarrow BC - 1;$ Repeat until BC = 0 or A = [HL]



Description: The contents of the memory location addressed by the HL register pair are subtracted from the contents of the accumulator and the result is discarded. Then the HL register pair is incremented and the BC register pair is decremented. If BC \neq 0 and A \neq [HL], then the program counter is decremented by 2 and the instruction is re-executed.





Timing:

BC = 0 or A = [HL] : 4 M cycles; 16 T states: 8 usec @ 2 MHz BC \neq 0 and A \neq [HL] : 5 M cycles; 21 T states: 10.5 usec @ 2 MHz

Addressing Mode: indirect.

Flags:



Example:

CPIR

Before:





1	\frown
039B	2A
039C	9B
039D	06

	Ftor.	
_ n i	LCI	



н

	\frown
0398	2A
039C	9B
039D	06

CPL Complement accumulator.

Function:

A ← Ā

Format:



Description: The contents of the accumulator are complemented, or inverted, and the result is stored back in the accumulator (one's complement).



Timing:

I M cycle; 4 T states; 2 usec @ 2 MHz

Addressing Mode: Implicit.

Flags:	S	Z	H	1	P/V	N	_ <u>c</u>
U			i			I	

Example:

CPL

Before:

A

3D

After:

A /////C2//////



DAA Decimal adjust accumulator.

Function:

See below.

Format:

_	_			_		-		
0	0	1	0	0	1	1	1	27

Description: The instruction conditionally adds "6" to the right and/or left nibble of the accumulator, based on the status register, for BCD conversion after arithmetic operations.

N	с	<i>value of</i> high nibble	н	<i>value of</i> low nibble	# added to A	C after execution
0	0	0-9	0	0-9	00	0
(ADD,	0	0-8	0	A-F	06	0
ADC,	0	0-9	1	0-3	06	0
INC)	0	A-F	0	0-9	60	1
	0	9-F	0	A-F	66	1
	0	A-F	1	0-3	66	1
	1	0-2	0	0-9	60	1
	1	0-2	0	A-F	66	1
	1	0-3	1	0-3	66	1
1	0	0-9	0	0-9	00	0
(SUB,	0	0-8	1	6-F	FA	0
SBC.	I	7-F	0	0-9	AO	1
DEC,	I	6-F	1	6-F	9A	1
NEG)						

Data Flow:



Timing: 1 M cycle; 4 T states; 2 usec @ 2 MHz

Addressing Mode: Implicit.



DEC m Decrement operand m.

Function: m + m - 1

Format: m: may be r, (HL), (IX+d), (IY+d)



Description: The contents of the location addressed by the specific operand are decremented and stored back at that location.mis defined in the description of the similar INC instructions.



Timing:

m:	M cycles:	T states:	usec @ 2 MHz:
r	L –	4	2
(HL)	3	11	5.5
(IX + d)	6	23	I1.5
(IY + d)	6	23	I1.5

Addressing Mode: r: implicit; (HL): indirect; (IX + d), (IY + d): indexed.

Byte Codes: DEC r



Flags:

S	z	н	P.∕Q	N	С
	\bullet			1	
	-				

Example:

DEC	С
-----	---

Before:

After:



OF	c
	-

DEC rr Decrement register pair rr.

Function: rr ← rr - 1

Format:



The contents of the specified register pair are Description: decremented and the result is stored back in the register pair. rr may be any one of:

BC -	- 00 -	HL -	10
DE ·	- 01	SP –	11



1 M cycle; 6 T states; 3 usec @ 2 MHz Timing:

Addressing Mode: Implicit.

Byte Codes: **FF** : BC DE HL SP OB 1B 2B 3B

THE Z80 INSTRUCTION SET



DEC IX Decrement IX.

Function: $IX \leftarrow IX - I$

Format:



Description: The contents of the IX register are decremented and the result is stored back in IX.



Timing:

2 M cycles; 10 T states; 5 usec @ 2 MHz

Addressing Modes: Implicit.

Flags: SZH P/VNC (no effect).

6114

Example:

DEC IX

Before:

IX

After:

IX 6113



OBJECT CODE

DEC IY Decrement IY. $IY \leftarrow IY = I$ Function: Format: byte 1: FD 0 t I. 1 1 1 l Т byte 2: 2B 0 0 1 0 0 I. I. 1 The contents of the IY register are decremented Description: and the result is stored back in IY. Data Flow: A в с Ð E ALU ι н 2 M cycles; 10 T states; 5 usec @ 2 MHz Timing: Addressing Mode: Implicit. Flags: z н P/V N С (no effect). Example: DEC IY Before: After: IY 900F IY State 900E FD 2B

OBJECT CODE

DI	Disable interrupts.
Function:	IFF ← 0
Format:	F3
Description:	The interrupt flip-flops are reset, thereby disabling all maskable interrupts. It is reenabled by an EI instruction.
Timing:	I M cycle; 4 T states; 2 usec @ 2 MHz
Addressing Mode:	Implicit.

Flags:	S	Z	н	P	۶/V	Ν	С_	
								(no effect).

DJNZ e Decrement B and jump e relative on no zero.

Function: $B \leftarrow B - 1$; if $B \neq 0$; PC \leftarrow PC + e

Format:



Description: The B register is decremented. If the result is not zero, the immediate offset value is added to the program counter using two's complement arithmetic so as to enable both forward and backward jumps. The offset value is added to the value of PC + 2 (after the jump). As a result, the effective offset is -126 to +129 bytes. The assembler automatically subtracts from the source offset value to generate the hex code.



Timing:

 $B \neq 0$: 3 M cycles; 13 T states; 6.5 usec @ 2 MHz. B = 0: 2 M cycles; 8 T states; 4 usec @ 2 MHz

Addressing Modes: Immediate.



Example:

DJNZ \$ - 5 (\$ = current PC)

Before:

After:





EI	Enable interrupts.
Function:	IFF - I
Format:	FB
Description:	The interrupt flip-flops are set, thereby enabling maskable interrupts after the execution of the in- struction following the EI instruction. In the mean- time maskable interrupts are disabled.
Timing:	l M cycle; 4 T states; 2 usec @ 2 MHz
Addressing Mode:	Implicit.
Flags:	SZH P/VNC (no effect).
Example:	A usual sequence at the end of an interrupt routine is: E1 RET1 The maskable interrupt is re-enabled following completion of RET1.

_

EX AF, AF' Exchange accumulator and flags with alternate registers.

Function: AF-AF'

Format:



Description: The contents of the accumulator and status register are exchanged with the contents of the alternate accumulator and status register.

Data Flow:				_		_
	A	F	A']F'
	в	c	√γ _{В'}]c
	<u>ь</u>	E	ים			ן ני
	н		H			1Ľ
		است		·	·	

Timing:

1 M cycle; 4 T states; 2 usec @ 2 MHz

Addressing Mode: Implicit.

Flags: S Z H P/V N

Example:

EX AF, AF'

Before:

A

A١

04

90

81

3A

F

F١

A

A

After:

90

04

3A

81

F

FI



OBJECT CODE

EX DE, HL Exchange the HL and DE registers.

Function: DE ++++ HL

Format:

1 1 1 0 1 0 1 1 EB

Description: The contents of the register pairs DE and HL are exchanged.

Data Flow:



Timing: 1 M cycle; 4 T states; 2 usec @ 2 MHz

Addressing Mode: Implicit.

Flags:

Example:



EX DE, HL

Before:

After:





D	A4E6
н	9604

EX (SP), HL Exchange HL with top of stack.



Description: The contents of the L register are exchanged with the contents of the memory location addressed by the stack pointer. The contents of the H register are exchanged with the contents of the memory location immediately following the one addressed by the stack pointer.



Timing:

5 M cycles; 19 T states; 9.5 usec @ 2 MHz

Addressing Mode: Indirect.





EX (SP), IX Exchange IX with top of stack.

Function:	(SP	') +	+1X	lov	y; (SP	+	1) •	→ lX _{high}
Format:	ι	1	0	_1	I	I	0	I	byte 1: DD
	I	I	1	0	0	0	1	I	byte 2: E3

Description: The contents of the low order of the 1X register are exchanged with the contents of the memory location addressed by the stack pointer. The contents of the high order of the IX register are exchanged with the contents of the memory location immediately following the one addressed by the stack pointer.



Timing: 6 M cycles; 23 T states; 11.5 usec @ 2 MHz

Addressing Mode: Indirect.

Flags:	S	Ζ	н	P/V	Ν	С	
							(no effect).



OBJECT CODE

EX (SP), IY Exchange IY with top of stack.

Function:	(SP) \leftrightarrow IY _{low} ; (SP + 1) \leftrightarrow	lY _{high}
Format:		byte 1: FD
		byte 2: E3

Description: The contents of the low order of the 1Y register are exchanged with the contents of the memory location addressed by the stack pointer. The contents of the high order of the 1Y register are exchanged with the contents of the memory location immediately following the one addressed by the stack pointer.



Timing:



Addressing Mode: Indirect.

Flags:





EXX Exchange alternate registers.

Function: BC ++ BC'; DE ++ DE || HL ++ HL'

Format:



Description: The contents of the general purpose registers are exchanged with the contents of the corresponding alternate registers.

Data Flow:

Timing: I M cycle; 4 T states; 2 usec @ 2 MHz

Addressing Mode: Implicit.

 S
 Z
 H
 P/V
 N
 C

 Image: Imag

Example: EXX

Before:

After:

A	04	28	F
8	39	26	с
D	54	02	£
н	Fl	D0	L

			_
A	04	28] F
8	8C	00]c
D	93	DO] E
н	4F	E3	ן[
			-



3F A 2A F١ 8C 81 00 C١ 93 DO E١ DI 4F ť, E3 H

AI	ЗF	2A	FI
6'	39	26	C
D١	54	02	E١
H١	F1	D0	Ľ

THE Z80 INSTRUCTION SET

HALT	Halt CPU.
Function:	CPU suspended.
Format:	0 1 1 0 1 1 0 76
Description:	CPU suspends operation and executes NOP's so as to continue memory refresh cycles, until in- terrupt or reset is received.
Timing:	l M cycle; 4 T states; 2 usec @ 2 MHz + inde- finite Nop's.
Addressing Mode:	Implicit.
Flags:	SZH P/VNC (no effect).

IM 0	Set interrupt mode 0 condition.
Function:	Internal interrupt control.
Format:	1 1 0 1 0 1 byte 1: ED
	0 1 0 0 0 1 1 0 byte 2: 46
Description:	Sets interrupt mode 0. In this condition, the in- terrupting device may insert one instruction onto the data bus for execution, the first byte of which must occur during the interrupt acknowledge cycle.
Timing:	2 M cycle; 8 T states; 4 usec @ 2 MHz
Addressing Mode:	Implicit.
Flags:	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

IM 1 Set interrupt mode 1 condition.

Function: Internal interrupt control.

Format:



Description: Sets interrupt mode 1. A RST 0038H instruction will be executed when an interrupt occurs.

Data Flow:



(at time of interrupt)

0038 INT ROUTINE



Timing:

2 M cycles; 8 T states; 4 usec @ 2 MHz

Addressing Mode: Implicit.



IM 2	Set interrupt mode 2 condition.
Function:	Internal interrupt control.
Format:	i i o i o i byte 1: ED o i o i i o byte 2: 5E
Description:	Set interrupt mode 2. When an interrupt occurs, one byte of data must be provided by the peripheral which is used as the low order of an address. The high order of this vector address is taken from the contents of the I register. This points to a second address stored in memory, which is loaded into the program counter and begins execution.
Timing:	2 M cycles; 8 T states; 4 usec @ 2 MHz
Addressing Mode:	Implicit.
	· · · · · · ·


IN r, (C) Load register r from port(C)

Function: $r \leftarrow (C)$

Format:

((1	0	1	1	0	1	byte 1: ED
0	ı				0	0	0	byte 2

Description: The peripheral device addressed by the contents of the C register is read and the result is loaded into the specified register. C provides bits A0 to A7 of the address bus.

B provides bits A8 to A15.



r may be any one of:

Α	_	111	Ε	-	011
В	-	000	н	_	100
С	_	001	L	_	101
D	_	010			

Timing:

3 M cycles; 12 T states; 6 usec @ 2 MHz

Addressing Mode: External.

Flags:



It is important to note that INA, (N) does not have any effect on the flags, while IN r. (C) does.

Example:

IN D, (C)

Before:

After:



262



INC r Increment register r.

Function: $r \leftarrow r + 1$

Format:	0	0	 -	<u>-</u>	1	0	0	
		·						l

Description: The contents of the specified register are incremented. r may be any one of:

A – 111	E – 011
B - 000	H – 100
C - 001	L – 101
D – 010	



1 M cycle; 4 T states; 2 usec @ 2 MHz

After:

07

D

Addressing Mode: Implicit.

Byte Codes:	r:	Α	В	с	D	E	н	ι
		3C	04	0C	14	۱C	24	2C

Flags:	S	Z	_ н	P∕ V	N (с
					0	

Before:

06

D

Example:

Timing:

INC D



-			
J			

INC rr Increment register pair rr.

Function: $rr \leftarrow rr + 1$

Format:



Description: The contents of the specified register pair are incremented and the result is stored back in the register pair. rr may be any one of:

BC - 00	HL – 10)
DE – 01	SP – 1	1



Timung: 1 M cycle; 6 T states; 3 usec @ 2 MHz

Addressing Mode: Implicit.

Byte Codes:



Example:

INC HL

Before:

After:



H_____0B14____L

H // /// /// OB15

INC (HL) Increment indirectly addressed memory location (HL).

Function: $(HL) \leftarrow (HL) + 1$

Formal:

0 0 1 1 0 1 0 0 34

Description: The contents of the memory location addressed by the HL register pair are incremented and stored back at that location.



Timing: 3 M cycles; 11 T states; 5.5 usec @ 2 MHz

Addressing Mode: Indirect.

Flags:

Example:





- **INC** (IX + d) Increment indexed addressed memory location (IX + d).
- Function: $(IX + d) \leftarrow (IX + d) + 1$

Format:



Description: The contents of the memory location addressed by the contents of the IX register plus the given offset value are incremented and stored back at that location.



Timing: 6 M cycles; 23 T states; 11.5 usec @ 2 MHz

Addressing Mode: Indexed.

Flags: S Z H PØN C

THE Z80 INSTRUCTION SET



OBJECT

INC (IY + d) Increment indexed addressed memory location (IY + d).

Function: $(IY + d) \leftarrow (IY + d) + 1$

Format:



Description: The contents of the memory location addressed by the contents of the IY register plus the given offset value are incremented and stored back at that location.



Timing: 6 M cycles; 23 T states; 11.5 usec @ 2 MHz

Addressing Mode: Indexed.

Flags: SZH PAON C

THE Z80 INSTRUCTION SET





INC IX Increment IX.

Function: $IX \leftarrow IX + I$

Format:



Description: The contents of the IX register are incremented and the result is stored back in IX.



2 M cycles; 10 T states; 5 usec @ 2 MHz

Addressing Mode: Implicit.

s z H P/V N C (no effect).

Example:

Timing:

Flags:

INC IX

Before:

B180

IX |

After:

IX 8181



THE Z80 INSTRUCTION SET

INC IY Increment IY

Function: $IY \leftarrow IY + I$

Format:

Description:



The contents of the IY register are incremented and the result is stored back in IY.



н

Timing:



P/V N C

Addressing Mode: Implicit.

Flags:

Example:

INC IY

36B1

Z

Before:

IY

After:

(no effect).

IY 3682



OBJECT CODE

- IND Input with decrement.
- Function: $(HL) \leftarrow (C); B \leftarrow B 1; HL \leftarrow HL 1$

Format:

byte 1: ED	1	0	ı	1	0	i	1	ſ
byte 2: AA	0	1	0	i	0	ı	0	1

Description: The peripheral device addressed by the C register is read and the result is loaded into the memory location addressed by the HL register pair. The B register and the HL register pair are then each decremented.



Timing:

4 M cycles; 16 T states; 8 usec @ 2 MHz

Addressing Mode: External.





INDR Block input with decrement.

Function: $(HL) \leftarrow (C); B \leftarrow B - 1; HL \leftarrow HL - 1$ Repeat until B = 0

Format:

byte i: ED	I	0	1		0	1	1	1
byte 2: BA	0	I	0	I		Ι	0	1

Description: The peripheral device addressed by the C register is read and the result is loaded into the memory location addressed by the HL register pair. Then the B register and the HL register pair are decremented. If B is not zero, the program counter is decremented by 2 and the instruction is re-executed.

Data Flow:



Timing: B = 0:4 M cycles; 16 T states; 8 usec @ 2 MHz. $B \neq 0:5 \text{ M cycles}; 21 \text{ T states}; 10.5 \text{ usec } @ 2 \text{ MHz}.$

Addressing Mode: External

Flags: S Z H P/V N C



Input with increment.

Function:	(HL) 🕶 /	(C); B 🕶	B –	1; HL +	• HL +	1
-----------	----------	----------	-----	---------	--------	---

Format:

INI

byte 1: ED	•	0	,	ł	0	L	Т	Т
byte 2: A2	0	F	0	0	0	Ι	0	Т

Description: The peripheral device addressed by the C register is read and the result is loaded into the memory location addressed by the HL register pair. The B register is decremented and the HL register pair is incremented.

The contents of C are placed on the low half of the address bus. The contents of B are placed on the high half. I/O selection is generally made by C, i.e., by A0 to A7. B is a byte counter.



Timing:

4 M cycles; 16 T states; 8 usec @ 2 MHz

Addressing Mode: External.



INIR	Block input with increment.
Function:	$(HL) \leftarrow (C); B \leftarrow B - 1; HL \leftarrow HL + 1; Repeat until B = 0$
Format:	i i 0 i 0 i byte 1: ED i 0 i 0 i 0 byte 2: B2
Description:	The peripheral device addressed by the C register is read and the result is loaded into the memory location addressed by the HL register pair. The B

register is decremented and the HL register pair is incremented. If B is not zero, the program counter is decremented by 2 and the instruction is reexecuted.



Timing:B = 0: 4 M cycles; 16 T states; 8 used @ 2 MHz. $B \neq 0: 5 \text{ M cycles}; 21 \text{ T states}; 10.5 \text{ usec } @ 2 \text{ MHz}.$

Addressing Mode: External.

Flugs: S Z H P/V N C



JP cc, pq Jump on condition to location pq.

Function: if cc true: PC + pq

Format:



Description: If the specified condition is true, the two-byte address immediately following the opcode will be loaded into the program counter with the first byte following the opcode being loaded into the low order of the PC. If the condition is not met, the address is ignored. cc may be any one of:

NZ - 000	no zero
Z – 001	zero
NC - 010	no carry
C – 011	carry
PO – 100	parity odd
PE – 101	parity even
P - 110	plus
M – 111	minus



Timing: 3 M cycles; 10 T states; 5 usec @ 2 MHz

Addressing Mode: Immediate.

OBJECT CODE

Byte Codes:		PO PE P M A E2 EA F2 FA
Flags:	SZHP	/V N C (no effect)
Example:	JP C, 3B24	
	Before:	After:
DA 24	PC 0032	FF PC



Function: PC - pq

Format:



Description: The contents of the memory location immediately following the opcode are loaded into the low order half of the program counter and the contents of the second memory location immediately following the opcode are loaded into the high order of the program counter. The next instruction will be fetched from this new address.



3 M cycles; 10 T states; 5 usec @ 2 MHz

Addressing Mode: Immediate.

P/V Z н N Flags: (No effect) JP 3025 Example: After: Before: PC PC 5520 сз 25 30 OBJECT CODE

Timing:

JP (HL) Jump to HL.

Function: PC - HL

Format:

t t t 0 1 0 0 t E9

Description: The contents of the HL register pair are loaded into the program counter. The next instruction is fetched from this new address.



Timng:

1 M cycle; 4 T states; 2 usec @ 2 MHz

Addressing Mode: Implicit.

Flags:

S Z H P/V N C (no effect).

Example:

JP (HL)

Before:

After:



285

- JP (IX) Jump to IX.
- Function: PC + IX

Format:

1	1	0	1	·	1	0	•	byte 1: DD
1	·	ſ	0	I	0	0	1	byte 2: E9

Description: The contents of the IX register are loaded into the program counter. The next instruction is fetched from this new address.

Data Flow:



Timing: 2 M cycles; 8 T states; 4 usec @ 2 MHz

Addressing Mode: Implicit.

Flags:

SZH P/VNC (no effect).

Example:

JP (IX)

Before:

1X [

PC (

BOF1

3B4A

After:

80F1

IX [



OBJECT CODE

ODIECI

THE Z80 INSTRUCTION SET

JP (IY)	Jump to IY.	
Function:	PC - IY	
Formar:	1 1 1 1 0 1 byte 1: FD 1 1 0 1 0 1 byte 2: E9	
Description:	The contents of the FY register are moved into the program counter. The next instruction will be finded from this new address.	he et-
Data Flow:	АC ВC DE НL	
	IX	
	PC	
Timing:	2 M cycles; 8 T states; 4 usec @ 2 MHz	
Addressing Mode:	Implicit.	
Flags:	SZH P/VNC (no effect).	
Example:	JP ([Y])	
	Before: After:	
\bigcap	IY AA4B IY AA4B	
FD E9	PC E410 PC /////AA4B	

OBJECT CODE

- JR cc. e Jump e relative on condition.
- Function: if cc true, $PC \leftarrow PC + e$

Format:



Description: If the specified condition is met, the given offset value is added to the program counter using two's complement arithmetic so as to enable both forward and backward jumps. The offset value is added to the value of PC + 2 (after the jump). As a result, the effective offset is -126 to + 129 bytes. The assembler automatically subtracts 2 from the source offset value to generate the hex code. If the condition is not met, the offset value is ignored and instruction execution continues in sequence. cc may any one of:



Timing:

	M cycles:	T states:	@ 2 MHz:
condition met:	3	12	6
condition not met:	2	7	3.5

THE Z80 INSTRUCTION SET

Addressing Mode: Relative.



OBJECT CODE

JR e Jump e relative. $PC \leftarrow PC + e$ Function: Format: byte 1:18 0 0 0 0 0 I 0 ţ byte 2: offset value e-2

Description: The given offset value is added to the program counter using two's complement arithmetic so as to enable both forward and backward jumps. The offset value is added to the value of PC + 2 (after the jump). As a result, the effective offset is -126 to + 129 bytes. The assembler automatically subtracts 2 from the source offset value to generate the hex code.



3 M cycles; 12 T states; 6 usec @ 2 MHz

Addressing Mode: Relative.

Timing:

 Flags:
 S
 Z
 H
 P/V N
 C

 Example:
 JR
 D4
 (no effect)

 Before:
 After:

 PC
 B100
 PC
 B000/4

 18
 D2
 (This is a backwards jump.)

OBJECT CODE

LD dd, (nn) Load register pair dd from memory locations addressed by nn.

Function: $dd_{low} \leftarrow (nn); dd_{high} \leftarrow (nn + 1)$

Format:



Description: The contents of the memory location addressed by the memory locations immediately following the opcode are loaded into the low order of the specified register pair. The contents of the memory location immediately following the one previously loaded are then loaded into the high order of the register pair. The low order byte of the nn address immediately follows the opcode. dd may be any one of:

BC	- 00	HL –	10
DE	- 01	SP –	11



Data Flow:

Timing: 6 M cycles; 20 T states; 10 usec @ 2 MHz

Addressing Mode: Direct.

Byte Codes: dd: BC DE HL SP ED- 4B 5B 6B 7B

 Flags:
 S
 Z
 H
 P/V
 N
 C

 Image: Image

Example:

LD DE, (5021)

Before:

After:

0_____DBE2_____E

0 30F4





	\frown
5021	F4
5022	30
	$\overline{}$

292

LD dd, nn Load register pair dd with immediate data nn.

dd 🗝 nn

Function:

Format:



Description: The contents of the two memory locations immediately following the opcode are loaded into the specified register pair. The lower order byte of the data occurs immediately after the opcode. dd may be any one of:

BC - 00	HL – 1	10
DE - 01	SP – 1	11



Timing:

3 M cycles; 10 T states; 5 usec @ 2 MHz

Addressing Mode: Immediate.

Byte Codes:





Example:

LD DE, 4131

Before:

After:





LD r, n Load register r with immediate data n.



Description: The contents of the memory location immediately following the opcode location are loaded into the specified register. r may be any one of:

Α	-	111	Ε	_	011
В	_	000	Η	_	100
С	-	001	L	_	101
D	-	010			



Timing:	2 M cycles; 7 T states; 3.5 usec @ 2 MHz
Addressing Mode:	Immediate.

Byte Codes:	Γ:	A	в	с	D	E	н	L		
		3E	06	OE	16	IE	26	2E		
Flags:		s	z		н	1	<u>РЛ</u>	<u>/ N</u>	(no effect).

Example:

LD C, 3B

Before: After:

Anter.



\bigcap	
	0E
	38
	\sim

OBJECT CODE
LD r, r' Load register r from register r'.

 $\mathbf{r} \leftarrow \mathbf{r}^{\dagger}$

Function:

Format:

Description: The contents of the specified source register are loaded into the specified destination register. r and r' may be any one of:

A - 111	E – 011
B - 000	H – 100
C - 001	L – 101
D - 010	

Data Flow:



Timing:

I M cycle; 4 T states; 2 usec @ 2 MHz

Addressing Mode: Implicit.

Byte Codes:

	Α	В	С	D	Ε	н	L	(source)
A	7F	78	79	7A	78	7C	70	
В	47	40	41	42	43	44	45	
с	4F	48	49	4A	4B	4Ç	4D	
D	57	50	51	52	53	54	55	
E	SF	58	59	5A	5B	SC	5D	
н	67	60	61	62	63	64	65	
ι	6F	68	69	6A	68	6C	6D	
(dest.)						_		

 Flags:
 S Z H P/V N C

 Image: Image:

Example: LD H, A

Before: A



.





LD (BC), A Load indirectly addressed memory location (BC) from the accumulator.

Function: (BC) \leftarrow A

Formal:

0 0 0 0 0 0 1 0 02

Description: The contents of the accumulator are loaded into the memory location addressed by the contents of the BC register pair.



Timing:

2 M cycles; 7 T states; 3.5 usec @ 2 MHz

Addressing Mode: Indirect.

Flags:

s z H P/V N C (no effect).

Example:

LD (BC), A

Before:

After:



299

LD (DE), A Load indirectly addressed memory location (DE) from the accumulator.

Function: (DE) ← A

Format:	
---------	--

0 0 0 1 0 0 1 0 12

Description: Th

The contents of the accumulator are loaded into the memory location addressed by the contents of the DE register pair.

Data Flow:



Timing: 2 M cycles; 7 T states; 3.5 usec @ 2 MHz

Addressing Mode: Indirect.

Flags:



Example:

Before:

LD (DE), A

After:







LD (HL), n Load immediate data n into the indirectly addressed memory location (HL).

Function: (HL) + n

Format:

[0	0	<u> </u>	1	0	1		0	byte	1:	36
-	1 . 1 L1		r 1	ןו קו	·	τ ι		byte data	2:	immediate

Description: The contents of the memory location immediately following the opcode are loaded into the memory location indirectly addressed by the HL data pointer



Timing: 3 M cycles; 10 T states; 5 usec @ 2 MHz

Addressing Mode: Immediate/indirect.



Example:

LD (HL), 5A



After:



OBJECT CODE

LD (HL), r Load indirectly addressed memory location (HL) from register r.

Function: (HL) ← r

Format:

0111	0	
------	---	--

Description: The contents of the specified register are loaded into the memory location addressed by the HL register pair. r may be any one of:

A - 111	E – 011
B - 000	H – 100
C - 001	L – 101
D - 010	



Timing:	2 M cycles; 7 T	states; 3.5	usec @ 2 MHz
---------	-----------------	-------------	--------------

Addressing Mode: Indirect.

Byte Codes: A B C D E H L 77 7D 71 72 73 74 75



304

- LD r, (IX + d) Load register r indirect from indexed memory location (IX + d)
- Function: $r \leftarrow (IX + d)$

Format:

	I	0	1	Т	T	0	1
0	1		- r ~		1	1	0
.	، ا	1 	- '	d —			

byte 1: DD byte 2 byte 3: offset value

Description: The contents of the memory location addressed by the 1X index register plus the given offset value, are loaded into the specified register. r may be any one of:

с –	011
Н –	100
L –	101
	E – H – L –



Timung: 5 M cycles; 19 T states; 9.5 usec @ 2 MHz

Addressing Mode: Indexed.

E в С D н Byte Codes: t r; 4E 56 5E 66 бE DD. 7E 46



Example:

LD E, (IX + 5)



- LDr, (IY + d)Load register r indirect from indexed memory location (IY + d)
- Function: r ← (IY + d)

Format:



byte 3: offset value

The contents of the memory location addressed by Description: the 1Y index register plus the given offset value, are loaded into the specified register. r may be any one of:

A – 111	E – 011
B - 000	H – 100
C - 001	L – 101
D – 010	



Timing:

5 M cycles, 19 T states; 9.5 usec @ 2 MHz

Addressing Mode: Indexed.

Byte Codes: $FD = \begin{bmatrix} r & A & B & C & D & E & H & L \\ FD = \begin{bmatrix} 7E & 46 & 4E & 56 & 56 & 66 & 6E \\ \hline 7E & 46 & 4E & 56 & 66 & 6E \\ \hline 7E & 46 & 4E & 56 & 56 & 66 \\ \hline 7E & 46 & 4E & 56 & 56 & 66 \\ \hline 7E & 46 & 4E & 56 & 56 & 66 \\ \hline 7E & 46 & 4E & 56 & 56 & 66 \\ \hline 7E & 46 & 4E & 56 & 56 & 66 \\ \hline 7E & 46 & 4E & 56 & 56 \\ \hline 7E & 46 & 4E & 56 & 56 \\ \hline 7E & 46 & 4E & 56 & 56 \\ \hline 7E & 46 & 4E & 56 & 56 \\ \hline 7E & 46 & 4E & 56 & 56 \\ \hline 7E & 46 & 4E & 56 & 56 \\ \hline 7E & 46 & 4E & 56 & 56 \\ \hline 7E & 46 & 4E & 56 & 56 \\ \hline 7E & 46 & 4E & 56 & 56 \\ \hline 7E & 46 & 4E & 56 & 56 \\ \hline 7E & 4$



Example: LD A, (IY + 2)

Before:









	\frown	
8005	61	
B 007	F9	
	\sim	

	\frown
8005	61
8007	F9
	\sim

LD (IX + d), n Load indexed addressed memory location (IX + d) with immediate data n.





Timing: 5 M cycles; 19 T states; 9.5 usec @ 2 MHz

Addressing Mode: Indexed/immediate.



Example:

LD (1X + 4), FF



LD (IY + d), n Load indexed addressed memory location (IY + d) with immediate data n.

Function: $(IY + d) \leftarrow n$

Format:



Description: The contents of the memory location immediately following the offset are transferred into the memory location addressed by the contents of the index register plus the given offset value.



Timing:



Addressing Mode: Indexed/immediate.



Example:

LD (IY + 3), BA



OBJECT CODE

- **LD** (IX + d), r Load indexed addressed memory location (IX + d) from register r.
- Function: $(IX + d) \leftarrow r$

Format:

1	١	0	I	1	1	D	1
0	ı	I	ı	0	-		-+
		i	- d -			r	

byte 1:DD byte 2 byte 3: offset value

Description: The contents of specified register are loaded into the memory location addressed by the contents of the index register plus the given offset value. r may be any one of:

A – 111	E – 011
B - 000	H – 100
C - 001	L - 101
D - 010	



Timing:

5 M cycles; 19 T states; 9.5 usec @ 2 MHz

Addressing Mode: Indexed.

Byte Codes: T: A B C D E H L DD-77 70 71 72 73 74 75 - d

Flags: S Z H P/V N C (no effect).

Example:

LD (IX + I), C

Before:

After:





	\frown	
4462	9D	
4463	OF	

	\frown
4462	9D
4463	6B /////

- LD (IY + d), r Load indexed addressed memory location (IY + d) from register r.
- Function: $(IY + d) \leftarrow r$

Format:

I	1	1	1	1	1	0	1
0	I	I	I	0		- ;	-
-			— c				-

byte 1: FD byte 2 byte 3: offset value

Description: The contents of the specified register are loaded into the memory location addressed by the contents of the index register plus the given offset value. r may be any one of:

Α	-	111	Ε	_	011
В	-	000	Н	_	100
С	-	001	L	_	101
D	-	010			



Timung: 5 M cycles; 19 T states; 9.5 usec @ 2 MHz

Addressing Mode: Indexed.

Byte Codes: FD-77 70 71 72 73 74 75 -d



Example:

LD (1Y + 3), A

Before:













OBJECT CODE

LDA, (nn) Load accumulator from the memory location (nn).

Function: A ← (nn)

Format:

0	0	1	1	4	0	-	0
	Ĺ	. 1	<u> </u>				
_				, <u> </u>	<u> </u>	r 1	
			ل				

byte 1: 3A byte 2: address, low order byte byte 3: address, high order byte

Description: The contents of the memory location addressed by the contents of the 2 memory locations immediately following the opcode are loaded into the accumulator. The low byte of the address occurs immediately after the opcode.



Timing: 4 M cycles; 13 T states; 6.5 usec @ 2 MHz

Addressing Mode: Direct.



OBJECT CODE

33

LD (nn), A Load directly addressed memory location (nn) from accumulator.

(nn) 🗕 A Function:

Formal:

0	0	1	1	0	0	١	0	ł
				<u> </u>		r -		ł
			<u> </u>	<u> </u>				
+'	<u> </u>	l	''		, 	' I	i L	

byte 1: 32 byte 2: address, low order byte 3: address, high order

The contents of the accumulator are loaded into Description: the memory location addressed by the contents of the memory locations immediately following the opcode. The low byte of the address immediately follows the opcode.



Timing:

4 M cycles; 13 T states; 6.5 usec @ 2 MHz

Addressing Mode: Direct.



HL - 10

LD (nn), dd Load memory locations addressed by nn from register pair rr.



The contents of the low order of the specified Descriptions: register pair are loaded into the memory location addressed by the memory locations immediately following the opcode. The contents of the high order of the register pair are loaded into the memory location immediately following the one loaded from the low order. The low order of the nn address occurs immediately after the opcode.dd may be anyone of:

BC - 00





Timing: 6 M cycles; 20 T states; 10 usec @ 2 MHz

Addressing Mode: Direct.

 Byte Codes:
 dd:
 BC
 DE
 HL
 SP

 ED 43
 53
 63
 73

Flags: S Z H P/V N C (no effect).

Example:

LD (040B), BC

Before:

After:









- LD (nn), HL Load the memory locations addressed by nn from HL.
- Function: $(nn) \leftarrow L; (nn + 1) \leftarrow H$ Format: byte 1:22 0 0 0 ٥ 0 0 6 byte 2; address. low order byte 3: address, ... I____ L _1_ high order
- Description: The contents of the L register are loaded into the memory location addressed by the memory locations immediately following the opcode. The contents of the H register are loaded into the memory location immediately following the location loaded from the L register. The low order of the nn address occurs immediately after the opcode.



Timing:

5 M cycles; 16 T states; 8 usec @ 2 MHz

Addressing Mode: Direct.



Example: LD (40B9), HL



After:





LD (nn), IX Load memory locations addressed by nn from IX.

Function:	$(nn) \leftarrow IX_{low}; (nn + 1) \leftarrow IX_{high}$					
Format:	1 1 0 1 1 0 1 byte 1: DD					
	0 0 1 0 0 0 1 0 byte 2: 22					
	byte 3: address,					
	byte 4: address,					

Description: The contents of the low order of the IX register are loaded into the memory location addressed by the contents of the memory location immediately following the opcode. The contents of the high order of the IX register are loaded into the memory location immediately following the one loaded from the low order. The low order of the nn address occurs immediately after the op code.



Timing:

6 M cycles; 20 T states; 10 usec @ 2 MHz

Addressing Mode: Direct.



Example:

LD (012B), IX

Before:

After:









LD (nn), IY Load memory locations addressed by nn from IY.

Function:	$(nn) \leftarrow IY_{low}; (nn + 1) \leftarrow IY_{high}$				
Format:	I I I I I I I				
	0 0 1 0 0 1 0 byte 2: 22				
	byte 3: address,				
	byte 4: address,				

Description: The contents of the low order of the IY register are loaded into the memory location addressed by the contents of the memory locations immediately following the opcode. The contents of the high order of the IY register are loaded into the memory location immediately following the one loaded from the low order. The low order of the nn address occurs immediately after the opcode.



Timing:

6 M cycles; 20 T states; 10 usec @ 2 MHz

Addressing Mode: Direct.



Example:

LD (BD04), IY

Before:

After:











LD A, (BC) Load accumulator from the memory location indirectly addressed by the BC register pair.

Function: A + (BC)

Format:



Description: The contents of the memory location addressed by the contents of the BC register pair are loaded into the accumulator.



Timing:



Addressing Mode: Indirect.

Flags:



Example:

LD A, (BC)

Before:





LD A, (DE) Load the accumulator from the memory location indirectly addressed by the DE register pair.

Function: A ← (DE)

Format:

Timing:



Description: The contents of the memory location addressed by the contents of the DE register pair are loaded into the accumulator.

Data Flow:

2 M cycles; 7 T states; 3.5 usec @ 2 MHz

Addressing Mode: Indirect.

7 Flags: (No effect). LD A, (DE) Example: Before: After: A D2 // 09 // D 6051 Ε D 6051 E 1A 09 09 6051 6051

LD A.I Load accumulator from interrupt vector register I. Function: A + I Format: byte I: ED 0 ۱ 0 1 I byte 2: 57 0 ī 0 0 ŧ ı 1 1 The contents of the interrupt vector register are Description: loaded into the accumulator. Data Flow: Α 8 ¢ Ε 0 н с I 2 M cycles; 9 T states; 4.5 usec @ 2 MHz Timing: Implicit. Addressing Mode: Flags: P/V N С н Set to the contents of IFF2 Example: LD A, I After: Before: 30 4B A 48 (48 Т ED 57

LD I, A Load Interrupt Vector register 1 from the accumulator.

Function:

l ← A

Format:



Description: The contents of the accumulator are loaded into the Interrupt Vector register.



2 M cycles; 9 T states; 4.5 usec @ 2 MHz

Addressing Mode: Implicit.

Flags: SZH P/VNC (no effect)

| | [

D2

Example:

Timing:

LD I, A

Before:

60

A

After:

06

1 06/06


LD A, R Load accumulator from Memory Refresh register R.

Function: A + R

Format:



Description: The contents of the Memory Refresh register are loaded into the accumulator.





2 M cycles; 9 T states; 4.5 usec @ 2 MHz

Addressing Mode: Implicit.

Flags:

Timing:





LD A, R

Before:

A

After:

62 R 4A A 4A



₄A

R

LD HL, (nn) Load HL register from memory locations addressed by nn.



Description: The contents of the memory location addressed by the memory locations immediately after the opcode are loaded into the L register. The contents of the memory location after the one loaded into the L register are loaded into the H register. The low byte of the nn address occurs immediately after the opcode.





Addressing Mode: Direct.



Example:

LD HL, (0024)



LD IX, nn Load IX register with immediate data nn.

IX 🗝 nn

Function:

Format:



Description: The contents of the memory locations immediately following the opcode are loaded into the IX register. The low order byte occurs immediately after the opcode.



Timung: 4 M cycles; 14 T states; 7 usec @ 2 MHz

Addressing Mode: Immediate.



Example:

LD IX, BOB 1

Before:







OBJECT CODE

LD IX, (nn) Load IX register from memory locations addressed by nn.



Descriptions: The contents of the memory location addressed by the memory locations immediately following the opcode are loaded into the low order of the IX register. The contents of the memory location immediately following the one loaded into the low order are loaded into the high order of the IX register. The low order of the nn address immediately follows the opcode.



6 M cycles; 20 T states; 10 usec @ 2 MHz

Addressing Mode: Direct.

Timing:



OBJECT CODE

LD IY, nn Load IY register with immediate data nn.

IY ← nn

Function:

Format:



Description: The contents of the memory locations immediateiy following the opcode are loaded into the IY register. The low order byte occurs immediately after the opcode.



Timing: 4 M cycles; 14 T states; 7 usec @ 2 MHz

Addressing Mode: Immediate.



OBJECT CODE

LD IY, (nn) Load register IY from memory locations addressed by nn.

Function: $IY_{low} \leftarrow (nn); IY_{high} \leftarrow (nn + 1)$ Format: byte 1: FD 0 t ī . i byte 2: 2A 0 ۵ n ۵ n byte 3: address, low order byte 4: address, high order

Description: The contents of the memory location addressed by the memory locations immediately following the opcode are loaded into the low order of the IY register. The contents of the memory location immediately following the one loaded into the low order are loaded into the high order of the IY register. The low order of the nn address immediately follows the opcode.



Timing: 6 M cycles; 20 T states; 10 usec @ 2 MHz

Addressing Mode: Direct.



LD R,A Load Memory Refresh register R from the accumulator.

Function:

R ← A

Format:



Description: The contents of the accumulator are loaded into the Memory Refresh register.

Data Flow:

usec @ 2 MHz

Addressing Mode: Implicit.

Flags: S Z H P/V N C (no effect)

Example:

LD R, A

Before:

OF

R

40

After:

A

OF R



LD SP, HL Load stack pointer from HL.

Function:	SP ← HL
Format:	[' ' ' ' O O '] F9
Description:	The contents of the HL register pair are loaded m- to the stack pointer.
Data Flow: A B D H SP	
Timing:	I M cycles; 6 T states; 3 usec @ 2 MHz
Addressing Mode:	Implicit.
Flags:	SZH P/VNC (no effect)
Example:	LD SP, HL
	Before: After:
F9 H OBJECT CODE	06AF L H 06AF L 0B0E SP

LD SP, IX Load stack pointer from IX register.

$rununon.$ $Sr \cdot iA$	SP 🗕 IX	2
--------------------------	---------	---

Format:



Description: The contents of the IX register are loaded into the stack pointer.

Data Flow:



Timing: 2 M cycles; 10 T states; 5 usec @ 2 MHz

Addressing Mode: Implicit.

 Flags:
 S Z H P/V N C

 []]
 []]

 []]
 []]

 []]
 []]

(no effect)

Example:

LD SP, IX

Before:

After:





LD SP, IY Load stack pointer from IY register.

Function:	SP ← IY

Format:



Description: The contents of the IY register are loaded into the stack pointer.

Data Flow:



н

Timing:

2 M cycles; IO T states; 5 usec @ 2 MHz

P/V N

C

IY

SP E

Addressing Mode: Implicit.

Flags:

S Z

IY

SP

Example:

SP, IY LD Before:

09AB

6004

After:

(no effect)

09AB

09AB



OBJECT CODE

LDD Block load with decrement.

Function:	$(DE) \leftarrow (HL); DE \leftarrow DE - 1; HL \leftarrow HL - 1;$ BC \leftarrow BC - 1
Format:	U I O I O I byte I: ED
	1 0 1 0 1 0 0 0 byte 2: A8
Descention	The contents of the memory location addressed

Description: The contents of the memory location addressed by HL are loaded into the memory location addressed by DE. Then BC, DE, and HL are all decremented.



Timmg: 4 M cycles; 16 T states; 8 usec @ 2 MHz

Addressing Modes: Indirect.



Example:

LDD

Before:

After:

в	0804]c	в
D	6211	Ē	D6210
н	843B	L	H



OBJECT CODE









LDDR	Repeating block load with decrement.
Function:	$(DE) \leftarrow (HL); DE \leftarrow DE - 1; HL \leftarrow HL - 1;$ BC \leftarrow BC - 1; Repeat until BC = 0
Format:	IIIOIIOI byte I: ED
	1 0 1 1 1 0 0 0 byte 2: B8

The contents of the memory location addressed by Description: HL are loaded into the memory location addressed by DE. Then DE, HL, and BC are all decremented. If BC \neq 0, then the program counter is decremented by 2 and the instruction reexecuted.



BC \neq 0: 5 M cycles; 21 T states; 10.5 usec @ 2 Timng: MHz.

BC = 0: 4 M cycles; 16 T states; 8 usec @ 2 MHz

Indirect. Addressing Mode:

Flags: P/V N

Example:

LDDR

Before:

After:

в	0003	c	в 00000
D	0682	E	D OGAF
н	9035] L	н







	$(\searrow$
9032	92
9033	DE
9034	El
9035	BF
	$ \neg $

	\frown
9032	92
9033	DE
9034	E1
9035	BF

LDI	Block load with	increment.
-----	-----------------	------------

Function:	(DE) \leftarrow (HL); DE \leftarrow DE + 1; HL \leftarrow HL + 1; BC \leftarrow BC - 1
Format:	1 1 1 0 1 1 0 1 byte 1: ED
	1 0 1 0 0 0 0 0 byte 2: A0

Description: The contents of the memory location addressed by HI are loaded into the memory location addressed by DE. Then both DE and HL are incremented, and the register pair BC is decremented.



4 M cycles; 16 T states; 8 usec @ 2 MHz

Addressing Mode: Indirect.



Example: LDI

Before:

After:

₿	0006	c
D	3481	E
н	3902	ι

в	0005	c
D	34B2	E
н	3903	ι



OBJECT CODE

34B1 0A

42

3902







LDIR	Repeating block load with increment.
Function:	(DE) \leftarrow (HL); DE \leftarrow DE + 1; HL \leftarrow HL + 1; BC \leftarrow BC - 1; Repeat until BC = 0
Format:	t i i 0 1 1 0 1 byte i: ED
	1 0 1 1 0 0 0 0 byte 2: B0

Description: The contents of the memory location addressed by HL are loaded into the memory location addressed by DE. Then both DE and HL are incremented. BC is decremented. If $BC \neq 0$ then the program counter is decremented by 2 and the instruction is re-executed.



Timing:	For BC \neq 0: 5M cycles; 21 T states; 10.5 usec @ 2 MHz.
	For BC = 0: 4 M cycles; 16 T states; 8 usec @ 2 MHz

Addressing Mode: Indirect.



Example:

LDIR

Before:

After:







	\frown
4A03	12
4A04	F4
4A05	AA



962A	38
9628	90
962C	٥E

	\frown
962A	38
962B	90
962C	óΕ

LD r, (HL) Load register r indirect from memory location (HL).

Function: r ← (HL)

Format:



Description: The contents of the memory location addressed by HL are loaded into the specified register. r may be any one of:

A – 111	E – 011
B - 000	H – 100
C - 001	L – 101
D – 010	



Timing: 2 M cycles; 7 T states; 3.5 usec @ 2 MHz

Addressing Mode: Indirect.

Byte Codes: r:
$$A \ B \ C \ D \ E \ H \ i$$

7E 46 4E 56 5E 66 6E



OBJECT CODE



Timing:

2 M cycles; 8 T states; 4 usec @ 2 MHz

Addressing Mode: Implicit.

Flags:



C will be set if A was 0 before the instruction. P will be set if A was 80H.

Example:	NEG	
\frown	Before:	After:
ED	A 32	A
44		

OBJEC

NOP	No operation.
Function:	Delay.
Format:	0 0 0 0 0 0 0 0 00
Description:	Nothing is done for 1 M cycle.
Data Flow:	A No action B C C H L
Timing:	1 M cycle; 4 T states; 2 usec @ 2 MHz
Addressing Mode:	Implicit
Flags:	SZH P/VNC (no effect).

OR s Logical or accumulator and operand s.

Function: A - A V s

Format: \underline{s} : may be r, n, (HL), (IX + d), or (IY + d)



r may be any one of:

A – 111	E – 011
B - 000	H – 100
C – 001	L – 101
D - 010	

Description: The accumulator and the specified operand are logically 'or'ed, and the result is stored in the accumulator. s is defined in the description of the similar ADD instructions.



OTDR	Block output with decrement	
Function:	$(C) \leftarrow (HL); B \leftarrow B - 1; HL \leftarrow HL - 1;$ Repeat until B = 0.	
Format:	1 1 0 1 1 0 1 byte 1: ED	
	1 0 1 1 1 0 1 1 byte 2: BB	
Description:	The contents of the memory location addressed by the HL register pair are output to the peripheral device addressed by the contents of the C register. Both the B register and the HL register pair are	

Both the B register and the HL register pair are then decremented. If $B \neq 0$, the program counter is decremented by 2 and the instruction is reexecuted, C supplies bits A0 to A7 of the address bus. B supplies (after decrementation) bits A8 to A15.



Timing: B = 0: 4 M cycles; 16 T states; 8 usec @ 2 MHz. $B \neq 0: 5 \text{ M cycles}; 21 \text{ T states}; 10.5 \text{ usec } @ 2 \text{ MHz}$

Addressing Mode: External.

Flags: S Z H P/V N C



OTIR	Block output with increment.			
Function:	(C) \leftarrow (HL); B \leftarrow B - 1; HL \leftarrow HL + 1; Repeat until B = 0			
Format:	1 1 0 1 0 1 byte 1: ED 1 0 1 0 0 1 byte 2: B3			
Description:	The contents of the memory location addressed by the HL register pair are output to the peripheral device addressed by the contents of the C register.			

device addressed by the contents of the C register. The B register is decremented and the HL register pair is incremented. If $B \neq 0$, the program counter is decremented by 2 and the instruction is reexecuted. C supplies bits A0 to A7 of the address bus. B supplies (after decrementation) bits A8 to A15.

Data Flow;



Timing:	B = 0: 4 M cycles; 16 T states; 8 usec @ 2 MHz.
	$B \neq 0$: 5 M cycles; 21 T states; 10.5 usec @ 2 MHz

Addressing Mode: External.

Flags:	5_	Z	<u>н</u>	P/	<u>'V N</u>	_ <u>c</u>
	;	1	<u> </u>	7	<u> </u>	



OUT (C), **r** Output register r to port C.

Function: (C) \leftarrow r

Format:

Data Flow:

1	1	1	0	1	I	0	1	byte I: ED
0	۱.	-	- ; - _	_	0	0	-	byte 2

Description: The contents of the specified register are output to the peripheral device addressed by the contents of the C register. r may be any one of:

A – 111	E – 011
B - 000	H – 100
C - 001	L – 101
D – 010	

Register C supplies bits A0 to A7 of the address bus. Register B supplies bits A8 to A15.



Timing: 3 M cycles

3 M cycles; 12 T states; 6 usec @ 2 MHz

Addressing Mode: External.



Example:

OUT (C), B

Before:





OUT (N), A Output accumulator to peripheral port N.

Function:	(N) 🛨 /	4
Function:	(N) + A	9

Format:

-	I	0	I	0	0	I	I.	byte 1: D3
				1			-	byte 2: port address

Description: The contents of the accumulator are output to the peripheral device addressed by the contents of the memory location immediately following the op-code.



3 M cycles, 11 T states; 5.5 usec @ 2 MHz

Addressing Mode: External.

 Flags:
 S Z H P/V N C

 Image: Image:

Example:

Timing:

OUT (0A), A

Before:

After:


OUTD Output with decrement. Function: (C) \leftarrow (HL); BC \leftarrow B - 1; HL \leftarrow HL - 1 Format: byte 1: ED I 0 ۱ ۱ 0 t ı. 1 byte 2: AB 0 0 ۱ 0 ۱ I 1 1

Description: The contents of the memory location addressed by the HL register pair are output to the peripheral device addressed by the contents of the C register. Then both the B register and the HL register pair are decremented. C supplies bits A0 to A7 of the address bus. B supplies (after decrementation) A8 to A15.



Timing: 4 M cycles; 16 T states; 8 usec @ 2 MHz

Addressing Mode: External.

Flags:

Example: OUTD



OUTI	Output with increment.		
Function:	(C) \leftarrow (HL); B \leftarrow B - 1; HL \leftarrow HL + 1		
Format:	1 1 0 1 0 1 byte i: ED		
	1 0 1 0 0 1 1 byte 2: A3		

Description: The contents of the memory location addressed by the HL register pair are output to the peripheral device addressed by the C register. The B register is decremented and the HL register pair is incremented.

> C supplies bits A0 to A7 of the address bus. B (after decrementation) supplies bits A8 to A15.



Timing: 4 M cycles; 16 T states; 8 usec @ 2 MHz

Addressing Mode: External.

Flags:

P/V N H C 2 х ı.

Set if B = 0 after execution, reset otherwise.

Example: OUTI



OBJECT CODE

ED

A3

POP qq Pop register pair qq from stack.

Function:	$qq_{low} \leftarrow (SP); qq_{high} \leftarrow (SP + 1); SP \leftarrow SP$	' + 2
-----------	---	--------------

Format:

1 0 0 0 p p 1

Description: The contents of the memory location addressed by the stack pointer are loaded into the low order of the specified register pair and then the stack pointer is incremented. The contents of the memory location now addressed by the stack pointer are loaded into the high order of the register pair, and the stack pointer is again incremented. qq may be any one of:

BC	- 00	HL –	10
DE	- 01	AF -	11



Timing: 3 M cycles; 10 T states; 5 usec @ 2 MHz

Addressing Mode: Indirect.

Byte Codes:



Example:

POP BC

Before:

After:







OBJECT CODE

	\frown
015B	0A
015C	42
015D	D3



POP IX POP IX register from stack.

Function:	$1X_{low} \leftarrow (SP); 1X_{high} \leftarrow (SP + 1); SP \leftarrow SP + 1$	
Format:	I I I I I I I I I I I I	
	• • • 0 0 0 • byte 2: E1	

Description: The contents of the memory location addressed by the stack pointer are loaded into the low order of the 1X register, and the stack pointer is incremented. The contents of the memory location now addressed by the stack pointer are loaded into the high order of the 1X register, and the stack pointer is again incremented.



Tinung:

4 M cycles; 14 T states; 7 usec @ 2 MHz



Example:

POP IX

Before:

After:









1	\frown
0908	36
090C	04
090D	82
	5

POP IY POP IY register from stack.

Function:	$IY_{low} \leftarrow (SP); IY_{high} \leftarrow (SP + 1); SP \leftarrow SP + 2$
Format:	byte 1: FD
	1 1 1 0 0 0 0 1 byte 2: El

Description: The contents of the memory location addressed by the stack pointer are loaded into the low order of the LY register, and then the stack pointer is incremented. The contents of the memory location now addressed by the stack pointer are loaded into the high order of the IY register, and the stack pointer is again incremented.



Timing: 4 M cycles; 14 T states; 2 usec @ 2 MHz



Example: POP IY

Before:

After:







ł	\frown
3004	61
3005	40
3006	39

OBJECT CODE

PUSH qq Push register pair onto stack.

Function:

 $(SP - 1) \leftarrow qqhigh; (SP - 2) \leftarrow qqlow;$ SP \leftarrow SP - 2

corna.	roi	71	10	ſ.	
--------	-----	----	----	----	--

ı ı q q 0 ı	0 1
-------------	-----

Description: The stack pointer is decremented and the contents of the high order of the specified register pair are then loaded into the memory location addressed by the stack pointer. The stack pointer is again decremented and the contents of the low order of the register pair are loaded into the memory location currently addressed by the stack pointer. 99 may be any one of:





Timng:

3 M cycles; 11 T states; 6.5 usec @ 2 MHz

Addressing Mode: Indirect.

Byte Codes: 99: BC DE HL AF









] E

PUSH IX Push 1X onto stack.

 $(SP - 1) \leftarrow IX_{high}; (SP - 2) \leftarrow IX_{low};$ $SP \leftarrow SP - 2$ Function: Format: byte I: DD σ ۱ 0 ŧ

t

1

4

byte 2: E5 The stack pointer is decremented, and the contents Description: of the high order of the IX register are loaded into the memory location addressed by the stack pointer. The stack pointer is again decremented and then the contents of the low order of the IX register are loaded into the memory location ad-

dressed by the stack pointer.

0

Т

ī

0 0



Tinung: 4 M cycles; 15 T states; 7.5 usec @ 2 MHz

Example:

PUSH IX



PUSH IY

Push IY onto stack.

 $(SP - 1) \leftarrow iY_{high}; (SP - 2) \leftarrow iY_{low};$ Function: SP - SP = 2Format: I I O I byte I: FD •

> ŧ t

The stack pointer is decremented and the contents Description: of the high order of the IY register are loaded into the memory location addressed by the stack pointer. The stack pointer is again decremented and the contents of the low order of the IY register are loaded into the memory location addressed by the stack pointer.

0 0 1 0 1 byte 2: E5



3 M cycles; 15 T states; 7.5 usec @ 2 MHz



Example: PUSH IY



RES b, s Reset bit b of operand s.

Function:	s _b ← 0	
Format: s:		
г		byte 1: CB
		byte 2
(HL)		byte 1: CB
		byte 2
(IX + d)	I I 0 I I 1 0 I	byte 1: DD
	I I O O I O I I	byte 2: CB
		byte 3: offset value
		byte 4
(IY + d)		byte 1: FD
		byte 2: CB
		byte 3: offset value
		byte 4

b may be any one of:

0	—	000	4 –	100
I	-	001	5 —	101
2	-	010	6 -	110
3	-	011	7 -	111

r may be any one of:

A – 111	E – 011
B - 000	H – 100
C – 001	L – 101
D – 010	

Description:

The specified bit of the location determined by s is reset. s is defined in the description of the similar BIT instructions.



Addressing Mode: r: implicit; (HL): indirect; (IX + d), (IY + d): indexed.

6

6

23

23

11.5

11.5

Byte Codes:

RES b,r

(lX + d)

(IY + d)

		-,-		ь.	. A	B	С	D	<u>E</u>	н	L
			СВ—	0	87	80	81	82	83	84	85
				1	8F	88	89	8A	88	8C	8D
				2	97	90	91	92	93	94	95
				Э	9F	98	99	9A	9B	9C	9D
				4	A7	A0	AI	A2	A3	A4	A5
				5	AF	A 8	A9	ş	AB	AC	AD
				6	B 7	80	B1	82	B3	B4	B5
				7	BF	88	B9	BA	BB	8C	8D
			ь:	0	1	2	3	4	5	6	7
RES	b, (HL)		СВ—	86	8E	96	9E	Aó	AE	86	BE

THE Z80 INSTRUCTION SET

RES RES RES	b, (IX + d) r/ (HL) b, (IY + d)	DDCB CB — FDCB	-	b:	0 86	1 8E	2 96	3 9E	4 A6	5 AE	6 B6	7 BE
Flags	:	s i	z 	H		р/V	N	c	(No	o ef	fect	:)
Exam	ples:	RES	1, F	ł								

Before:

After:

$\left(\right)$		
\vdash	СВ	-
	8C	
OB.	JECT C	ODE

H 42

н

RETReturn from subroutineFunction: $PC_{low} \leftarrow (SP); PC_{high} \leftarrow (SP + 1); SP \leftarrow SP + 2$ Formal:(1 + 0 + 0 + 1) = (-1 + 0) = (-1 + 0)

Description: The program counter is popped off the stack as described for the POP instructions. The next instruction fetched is from the location pointed to by PC.



Timing: 3 M cycles; 10 T states; 5 usec @ 2 MHz





RET cc Return from subroutine on condition.

Function: If cc true: $PC_{low} \leftarrow (SP)$; $PC_{high} \leftarrow (SP + 1)$; SP+SP + 2

Format:

Description: If the condition is met, the contents of the program counter are popped off the stack as described for the POP instructions. The next instruction is fetched from the address in PC. If the condition is not met, instruction execution continues in sequence.



cc may be any one of:

NZ - 000	PO - 100
Z - 001	PE – 101
NC - 010	P - 110
C - 011	M – 111

Timing:Condition met: 3 M cycles; 11 T states; 6.5 usec @
2 MHz.
Condition not met: 1 M cycle; 5 T states; 2.5 usec
@ 2 MHz

THE Z80 INSTRUCTION SET



RETI Return from interrupt.

Function: $PC_{low} \leftarrow (SP); PC_{high} \leftarrow (SP + 1); SP \leftarrow SP + 2$

Format: byte I: ED 0 0 I ł ī 1 byte 2: 4D 0 0 0 0 1 ī ı. 1

Description: The program counter is popped off the stack as described for the POP instructions. This instruction is recognized by Zilog peripheral devices as the end of a peripheral service routine so as to allow proper control of nested priority interrupts. An EI instruction must be executed prior to RETI in order to re-enable interrupts.



Timing:

4 M cycles; 14 T states; 7 usec @ 2 MHz



THE Z80 INSTRUCTION SET



Return from non-maskable interrupt.								
$PC_{low} \leftarrow (SP); PC_{high} \leftarrow (SP + 1); SP \leftarrow SP + 2; IFF'I \leftarrow IFF2$								
byte I: ED								
0 1 0 0 0 1 0 1 byte 2: 45								

Description: The program counter is popped off the stack as described for the POP instructions. Then the contents of the IFF2 (storage flip-flop) is copied back into the IFF1 to restore the state of the interrupt flag before the non-maskable interrupt.



Timing: 4 M cycles; 14 T states; 7 usec @ 2 MHz



OBJECT CODE

RL s

Rotate left through carry operand s.



Description: The contents of the location of the specific operand are shifted left one bit place. The contents of the carry flag are moved to bit 0 and the contents of bit 7 are moved to the carry flag. The final result is stored back in the original location. s is defined in the description of the similar RLC instructions,

THE Z80 INSTRUCTION SET



Timing:

s:	M cycles:	T states:	usec @ 2 MHz:
r (HL) (IX + d) (IY + d)	2	8	4
	4	15	7.5
	6	23	11.5
	6	23	11.5

Addressing Mode: r: implicit; (HL): indirect; (1X + d), (IY + d): indexed.

Byte Codes: RL r

г:	A	8	с_	D	Ε	н	<u> </u>	
СВ-	17	10	11	12	13	14	15	

Flags:

S	Z	н	 ® v	N	C	
•		0		0		
		-				

C is set by bit 7 of source.

Example:

RL E

Before:

\bigcap		
	СВ	
	13	

OBJECT CODE

41	F	64
ÓE	E	DD E

After:

RLA

Rotate accumulator left through carry flag.

Function:



Format:



Description: The contents of the accumulator are shifted left one bit position. The contents of the carry flag are moved into bit 0 and the original contents of bit 7 are moved into the carry flag. (9 bit rotation.)

Data Flow:



Timing:

1 M cycle; 4 T states; 2 usec @ 2 MHz

Addressing Mode: Implicit.

Flags:

S :	z	н	 P/V	Ν	<u>c</u>
		0		0	

01

F

C is set by bit 7 of A.

Example:	
----------	--

Before:

OF

RLA

After:

A 1F 00 F



RLCA

Rotate accumulator left with branch carry.

Function:



Format:



Description: The contents of the accumulator are rotated left one bit position. The original contents of bit 7 is moved to the carry flag as well as to bit 0.

Data Flow:



Timing:

1 M cycle; 4 T states; 2 usec @ 2 MHz

Addressing Mode: Implicit.

Flags:



01

Example:

RLCA

Before:

68

07



Note: This instruction is identical to RLC A, except for the flags. It is provided for compatibility with the 8080.

١F

After:

A D6 F

RLC r Rotate register r left with branch carry.

Function:

Format:





Description: The contents of the specified register are rotated left. The original contents of bit 7 are moved to the carry flag as well as bit 0. r may be any one of:

A - 111	E - 011
B - 000	H – 100
C - 001	L – 101
D - 010	

Data Flow:



Timing: 2 M cycles; 8 T states; 4 usec @ 2 MHz

Addressing Mode: Implicit.

Byte Codes: r: A B C D E H L CB-07 00 01 02 03 04 05 Flags:

s	z	н	(Ø)	N	С
		0		0	

C is set by bit 7 of source register.

56 F

Example:

RLC B



Before:

After:



B <u>62</u>

OBJECT CODE

RLC (HL) Rotate left with branch carry memory location (HL).

Function:

Format:



Description: The contents of the memory location addressed by the contents of the HL register pair are rotated left one bit position and the result is stored back at that location. The contents of bit 7 are moved to the carry flag as well as to bit 0.

Data Flow:

Timing:

4 M cycles; 15 T states; 7.5 usec @ 2 MHz

Addressing Mode: Indirect.

Flags:



C is set by bit 7 of the memory location.

THE Z80 INSTRUCTION SET

Example:

RLC (HL)



OBJECT CODE



Function:



Format:



Description: The contents of the memory location addressed by the contents of the IX register plus the given offset value are rotated left and the result is stored back at that location. The contents of bit 7 are moved to the carry flag as well as to bit 0.

Data Flow:


Timing: 6 M cycles; 23 T states; 11.5 usec @ 2 MHz

Addressing Mode: Indexed.

Flags:



C is set by bit 7 of memory location.

Example:

RLC (IX + 1)

Before:

After:



OBJECT CODE

RLC (IY + d) Rotate left with carry memory location (IY + d).



Description: The contents of the memory location addressed by the contents of the 1Y register plus the given offset value are rotated left and the result is stored back at the location. The contents of bit 7 are moved to the carry flag as well as bit 0.



Timing: 6 M cycles; 23 T states; 11.5 usec @ 2 MHz

Addressing Mode: indexed.

Flags:

5	Z	н	®∕∕	Ν	¢	
	•		•	0	\bullet	

C is set by bit 7 of memory location.

Example:

RLC (IY + 2)

Before:

After:



OBJECT CODE

RLD

Rotate left decimal.



Description: The 4 low order bits of the memory location addressed by the contents of HL are moved to the high order bit positions of that same location. The 4 high order bits are moved to the 4 low order bits of the accumulator. The low order of the accumulator is moved to the 4 low order bits of the memory location originally specified. All of these operations occur simultaneously.



Timing: 5 M cycles; 18 T states; 9 usec @ 2 MHz

Addressing Mode: Indirect.



OBJECT CODE

RR s

Rotate right s through carry.

Function:



Format:

г	(1	0	0	ï	0	۱.	·	byte 1: CB
	0	0	0	1	ï	-	r	1 	byte 2
(HL)	·]	F	0	0	ł	0	T	1	byte 1: CB
	0	٥	0	ī	ï	ł	1	0	byte 2: 1E
(IX + d)	1	1	0	1	1	1	0	ï	byte 1: DD
	1	1	0	0	1	0	1	1	byte 2: CB
		1			_	1	I I		byte 3: offset value
	0	0	0	I	1	1	I	0	byte 4: 1E
(IY + d)	I I	1	1	1	1	ï	0	1	byte I: FD
	ſ	Ŧ	0	0	ī	0	1	1	byte 2: CB
		 							byte 3: offset value
	0	0	0	1	1	1	i	٥	byte 4: 1E

r may be any one of:

A – 111	E – 011
B - 000	H - 100
C - 001	L – 101
D – 010	

Description: The contents of the location determined by the specific operand are shifted right. The contents of the carry flag are moved to bit 7 and the contents of bit 0 are moved to the carry flag. The final result is stored back in the original location. s is defined in the description of the similar RLC instructions.



Timmg:

s:	M cycles:	T states:	usec @ 2 MHz:
r	2	8	4
(HL)	4	15	7.5
(IX + d)	6	23	11.5
(IY + d)	6	23	11.5

Addressing Mode: r: implicit; (HL): indirect; (1X + d), (1Y + d): indexed.

Byte	Codes:
------	--------

RR	r:

r:	Α	8	С	D	E	н	L
св∙	١F	18	19	1A	18	1C	ID

Flags:

5	Z	н	P/V N	С

C is set by bit 0 of source data.

Example:

RR H

Before:





RRA

Rotate accumulator right through carry.

Function:



Format:



Description: The contents of the accumulator are shifted rightone bit position. The contents of the carry flag are moved to bit 7 and the contents of bit 0 are moved to the carry flag (9-bit rotation).



i M cycle; 4 T states; 2 usec @ MHz

Addressing Mode: Implicit.

Flags:

Timing:

5	z	н	P/V	N	с	
		0		0		
C is set by bit 0 of A.						

95

Example:

Before:

A

F4

RRA

After:



Note: This instruction is almost identical to RRA. It is provided for 8080 compatibility.

RRC s

Rotate right with branch carry s.

Function:



Format: s: s is any of r, (HL), (IX + d), (IY + d). Г 0 0 0 byte I: CB 1 1 ł 0 0 0 0 byte 2 T (HL) ı. 0 byte i: CB 0 0 Т L I 1 ٥ 0 0 0 1 ı 0 byte 2: 0E ī (IX + d)ī 0 ı ł 0 byte i: DD F L. ı ٥ ٥ 0 byte 2: CB 1 ł. 1 byte 3: offset value d . 0 0 0 | byte 4: 0E ٥ 0 ŧ I ſ (IY + d)byte I: FD ī ŧ r. ı I. 0 I. ī 0 0 0 byte 2: CB ī. ı. гÌ ı. ī. byte 3: offset value byte 4: 0E 0 0 0 0 0 Т ı í r may be any one of: A - 111E - 011B - 000H - 100L - 101 C - 001 D - 010

Description: The contents of the location determined by the specified operand are rotated right and the result is stored back in the original location. The contents of bit 0 are moved to the carry flag as well as to bit 7. s is defined in the description of the similar RLC instructions.

Data Flow:



Timmg:

	[usec
s:	M cvcles:	T states:	@ 2 MHz:
г	2	8	4
(HL)	4	15	7.5
(IX + d)	6	23	11.5
(IY + d)	6	23	11.5

Addressing Mode: r: implicit; (HL): indirect; (1X + d), (1Y + d): indexed.

Byte codes: RRC r r: A B C D E H L CB OF OB 09 OA 0B OC 0D

Flags	s z	н_	(Ē)∕V N	c
1 14851				

C is set by bit 0 of source data.

Example:

Before:

RRC (HL)

After:



RRCA

Rotate accumulator right with branch carry.

Function:

Format:



Description: The contents of the accumulator are rotated right one bit position. The contents of bit 0 are moved to the carry flag as well as to bit 7.



Timing:

I M cycle; 4 T states; 2 usec @ 2 MHz

Addressing Mode: Implicit.

Flags:

s	z	н	P/V	N	с
		0		0	
C is	set by	v bit 0	of A.		

51

F

Example:

RRCA

Before:

Α

D4

After:

A 6A//

40



OBJECT CODE

F

RRD

Rotate right decimal.



Description: The 4 high order bits of the memory location addressed by the contents of the HL register pair are moved to the low order 4 bits of that location. The 4 low order bits are moved to the 4 low order bits of the accumulator. The low order bits of the accumulator are moved to the 4 high order bit positions of the memory location originally specified. All of the above operations occur simultaneously.



Timing: 5 M cycles; 18 T states; 9 usec @ 2 MHz

Addressing Mode: Indirect.



OBJECT CODE

RST p Restart at p.

Function:

 $(SP - 1) \leftarrow PC_{high}; (SP - 2) \leftarrow PC_{low}; SP \leftarrow SP - 2; PC_{high} \leftarrow 0; PC_{low} \leftarrow P$

Format:

				· · · · ·	
1	1	p	1	1	
	<u> </u>			<u>.</u>	

Description: The contents of the program counter are pushed onto the stack as described for the PUSH instructions. The specified value for p is then loaded into the PC and the next instruction is fetched from this new address. p may be any one of:

00H - 000	20H – 100
08H - 001	28H - 101
10H - 010	30H - 110
18H - 011	38H - 111

This instruction performs a jump to any of eight starting addresses in low memory and requires only a single byte. It may be used as a fast response to an interrupt.



Timing: 3 M cycles; 11 T states; 5.5 usec @ 2 MHz

Addressing Mode: Indirect.

Byte Codes: p: 00 08 10 18 20 28 30 38 C7 CF D7 DF E7 EF F7 FF Flags: P/Y N (no effect). Example: RST 38H Before: After: PC [441A PC SP SP | 026B // IA FF 0269 0269 51 026A 026A 8F 44 OBJECT CODE 026B 03 0268 03

Format:

- **SBC A, s** Subtract with borrow accumulator and specified operand.
- Function: $A \leftarrow A s C$

s: may be r, n, (HL), (IX + d), or (IY + d)



r may be any one of:

Α	—	111	Е	_	01 t
В	-	000	Н	_	100
С	-	001	L	_	101
D	-	010			

Description: The specified operand s, summed with the contents of the carry flag, is subtracted from the contents of the accumulator, and the result is placed in the accumulator. s is defined in the description of the similar ADD instructions.

S

usec

@ 2 MHz:

2

3.5

3.5

9.5

9.5



Example:



```
Before:
```





- SBC HL, ss Subtract with borrow HL and register pair ss.
- Function: $HL \leftarrow HL ss C$

Format:



Description: The contents of the specified register pair plus the contents of the carry flag are subtracted from the contents of the HL register pair and the result is stored back in HL, ss may be any one of:

BC	- 00	HL –	10
DE	- 01	SP –	11



Timing: 4 M cycles; 15 T states; 7.5 usec @ 2 MHz

Addressing Mode: Implicit.

Byte Codes: SS: BC OF HL SP ED- 42 52 62 72

Flags:	SZHP	
	H is set if borrow f C is set if borrow.	from bit 12.
Example:	SBC HL, DE	
	Before:	After:
	66 F	F
ED	D 0689 H 3142	Е D ОбВ9 L Н 3469

OBJECT

Ε

ι

SCF	Set carry flag.
Function:	C ← I
Format:	0 0 1 1 0 1 1 37
Description:	The carry flag is set.
Timing:	1 M cycle; 4 T states; 2 usec @ 2 MHz
Addressing Mode:	Implicit.
Flags:	SZH P/VNC

- **SET b, s** Set bit b of operand s
- Function: $s_b \leftarrow 1$

Format: s:

r	1 0 0 1 0 1 1	byte 1: CB
		byte 2
(HL)		byte 1: CB
		byte 2
(IX + d)		byte 1: DD
	1 1 0 0 1 0 1 1	byte 2: CB
		byte 3: offset value
		byte 4
(IY + d)		byte 1: FD
		byte 2: CB
		byte 3: offset value
		byte 4

r may be any one of:

A – 111	E - 011
B - 000	H – 100
C – 001	L – 101
D - 010	

b may be any one of:

0	- 000	4 -	100
L	- 001	5 —	101
2	- 010	6 -	110
3	- 011	7 —	111

Description: The specified bit of the location determined by s is set. s is defined in the description of the similar BIT instructions.



Timing:

s:	M cycles:	T states:	usec @ 2 MHz:
r	2	8	4
(HL)	4	15	7.5
(IX + d)	6	23	11.5
(IY + d)	6	23	11.5

Addressing Mode: r: implicit; (HL): indirect; (IX + d), (IY + d): indexed.

Byte Codes: SET b, r

SET b, (HL)
SET b, (IX + d)
SET b (
$$IX + d$$
)



OBJECT CODE

s:



Arithmetic shift left operand s.

Function:







r may be any one of:

A – 111	E – 011
B - 000	H – 100
C – 001	L – 101
D – 010	

Description: The contents of the location determined by the specific operand are arithmetically shifted left with the contents of bit 7 being moved to the carry flag and a 0 being forced into bit 0. The final result is stored back in the original location. s is defined in the description of the similar RLC instructions.



Timmg:

<u></u>	M cycles:	T states;	usec @ 2 MHz:
г	2	8	4
(HL)	4	15	7.5
(IX + d)	6	23	11.5
(IY + d)	6	23	11.5

Addressing Mode:	r: implicit; (HL): indirect; $(IX + d)$, $(IY + d)$: in-
	dexed.

Byte Codes:

SLA r

<i>.</i>	Α	В	С	0	Ε	н	(
СВ	27	20	21	22	23	24	25

Flags:

5	Z	н	@v	N	С	
•		0		0	\bullet	
~ ,,	c cat	hybit	7		a da	• •

C is set by bit 7 of source data.

Example:

SLA (HL)

Before:





SRA s Shift right arithmetic s.

Function:

Format:

<i>s:</i>	_						_		
r	1		0	0	1	0			byte 1: CB
	0	0	١	٥		-		-	byte 2
(HL)	1	1	0	0	ſ	0	1		byte i: CB
	0	0		0	1	•		0	byte 2: 2E
(IX + d)	['	I.	0	I	1	1	0	1	byte 1: DD
	['	'	0	0	•	0	1	[]	byte 2: CB
						т - [byte 3: offset value
	0	0	1	0	1	1		0	byte 4: 2E
(IY + d)	[1	·	1	l I	1	<u>،</u>	0		byte 1: FD
	[1	I	0	0	1	0	•	٦.	byte 2: CB
				r (d · ···	T	1	-	byte 3: offset value
	0	0	1	0	1		1	0	byte 4: 2E
r may be any one of:									

A – 111	E - 011
B - 000	H – 100
C - 001	L - 101
D - 010	

Description: The contents of the location determined by the specific operand are arithmetically shifted right. The contents of bit 0 are moved to the carry flag and the contents of bit 7 remain unchanged. The final result is stored at the original location. s is defined in the description of the similar RLC instructions.



Timing:

3:	M cycles;	T states:	usec @ 2 MHz:
г	2	8	4
(HL)	4	15	7.5
(IX + d)	6	23	11.5
(IY + d)	6	23	11.5

Addressing Mode: r: implicit; (HL): indirect; (IX + d), (IY + d): indexed.

 Byte Codes:
 SRA
 r
 r
 A
 B
 C
 D
 E
 H
 I

 CB.
 2F
 28
 29
 2A
 2B
 2C
 2D

Flags:

5	z	н	B V	Ν	С	
•	•	0	\bullet	0	\bullet	

C is set by bit 0 of source data.

Example:

SRA A

[



L	СВ	
	2F	
OBJ		OOE

₿ÌF

SRL s Logical shift right s.

s:

Г

(HL)

(1X + d)

(IY + d)

Function:

Format:

0 1 0

1

1 1 1 1

1 1 1 1 1

ı

0

I.

0

0 0

1 1 1 1 1 1 0

0 0

ī

÷

1

ŧ.

r.

1

0 0

I

ı

0 0 1 1 1 0 0

ı

1

0 0 1 1 1 1 1 1 1 0

byte 2
byte 1: CB
byte 2: 3E
byte 1: DD
byte 2: CB
byte 3: offset value
byte 4: 3E
byte 1: FD
byte 2: CB

byte I: CB

1

0

0

ŧ.

ı.

1 1

0 1

1 1

ι

1

σ

0

I.

byte 3: offset value

byte 4: 3E

r may be any one of:

A	— 1	11	Ε	-	011
В	- (00	н	-	100
С	- (01	L	-	101
D	- 0)10			

Description: The contents of the location determined by the specific operand are togically shifted right. A zero is moved into bit 7 and the contents of bit 0 are moved into the carry flag. The final result is stored back in the original location.



SUB s Subtract operand s from accumulator.

Function:

 $A \leftarrow A - s$

Format:

s: may be r, n, (HL), (IX + d) or (IY + d)



р	-	000	п	-	101
С	_	001	L	_	101
D		010			

Description: The specified operand s is subtracted from the accumulator and the result is stored in the accumulator. The operand s is defined in the description of the similar ADD instructions.



OBJECT CODE

XOR s Exclusive or accumulator and s.

Function:

A ← A + s



r may be any one of:

E – 011
H – 100
L – 101

Description: The accumulator and the specified operand s are exclusive 'or'ed, and the result is stored in the accumulator. s is defined in the description of the similar ADD instructions.





Fig. 6.21: Printing on a Punch or Printer

ter to do, as it keeps the overall organization simple. Let us examine the essential alternative to polling: interrupts.

Interrupts

The concept of interrupts is illustrated in Figure 6.18. A special hardware line, the interrupt line, is connected to a specialized pin of the microprocessor. Multiple input/output devices may be connected to this interrupt line. When any one of them needs service, it sends a level or a pulse on this line. An interrupt signal is the service request from an input/output device to the processor. Let us examine the response of the processor to this interrupt.

In any case, the processor completes the instruction that it was currently executing; otherwise, this would create chaos inside the microprocessor. Next, the microprocessor should branch to an interrupt-handling routine which will process the interrupt. Branching to such a subroutine implies that the contents of the program counter must be saved on the stack. An interrupt must, therefore, cause the automatic preservation of the program counter on the stack. In addition, the flag register F should be also preserved automatically, as its contents will be altered by any subsequent instruction. Finally, if the interrupt-handling routine should modify any internal registers, these internal registers should also be preserved on the stack (see Figures 6.22 and 6.23).



Fig. 6.22: Z80 Stack After Interruption



Fig. 6.23: Saving Some Working Registers

After all these registers have been preserved, one can branch to the appropriate interrupt-handling address. At the end of this routine, all the registers should be restored, and a special interrupt return should be executed so that the main program will resume execution. Let us examine in more detail the interrupt lines of the Z80.

Z80 Interrupts

An interrupt is a signal sent to the microprocessor, which may request service at any time and is asynchronous to the program. Whenever a program branches to a subroutine, such branching is *synchronous* to program execution, i.e., scheduled by the program. An interrupt, however, may occur at any time, and will generally suspend the execution of the current program (without the program knowing it). Because it may happen at any time relative to program execution, it is called *asynchronous*.

Three interruption mechanisms are provided on the Z80: the bus request (BUSRQ), the non-maskable interrupt (NMI) and the usual interrupt (INT).

Let us examine these three types.

The Bus Request

The bus request is the highest priority interrupt mechanism on the Z80. The interrupt sequence for the Z80 is shown in Figure 6.24. As a general rule, no interrupt will be sensed by the Z80 until the current machine cycle is completed. The NMI and INT interrupts will not be taken into account until the current instruction is finished. However, the BUSRQ will be handled at the end of the current machine cycle, without necessarily waiting for the end of the instruction. It is used for



Fig. 6.24: Interrupt Sequence
a direct memory access (DMA), and will cause the Z80 to go into DMA mode (see ref. C201 for an explanation of the DMA mechanism). If the end of an instruction has been reached, and if any NMI or INT were pending, they would be memorized internally in the Z80 by setting specialized flip-flops: the NMI flip-flop, and the INT flip-flop. In DMA mode, the Z80 suspends operation and releases its data-bus and address-bus in the high-impedance state. This mode is normally used by a DMA controller to perform transfers between a high-speed inputoutput device and the memory, using the microprocessor data-bus and address-bus. The end of a DMA operation is indicated to the Z80 by BUSRQ changing levels. At this point, the Z80 will resume normal operation. In particular, it will first check whether its internal NMI or INT flip-flops had been set and, if so, execute the corresponding interrupts.

The DMA should normally not be of concern to the programmer, unless timing is important. If a DMA controller is present in the system, the programmer must understand that the DMA may delay the response to an NMI or an INT.

The Non-Maskable Interrupt

This type of interrupt cannot be inhibited by the programmer. It is therefore said to be *non-maskable*, hence its name. It will always be accepted by the Z80 upon completion of the current instruction, assuming no bus request was received. (If an NMI is received during a BUSRQ, it will set the internal NMI flip-flop, and will be processed at the end of the instruction following the end of the BUSRQ.)

The NMI will cause an automatic push of the program counter into the stack and branch to address 0066H: the two bytes representing the address 0066H will be installed in the program counter. They represent the start address of the handling routine for the NMI (see figure 6.25).

This interrupt mechanism has been designed for speed, as it is used in case of "emergencies". Therefore, it does not offer the flexibility of the maskable interrupt mode, described below.

Note also that an interrupt routine must have been loaded at address 0066H prior to using the NMI.

NMI will first cause:

$$\begin{array}{c} SP & \longleftarrow SP - 1 \\ (SP) & \longleftarrow PCH \\ SP & \longleftarrow SP - 1 \\ (SP) & \longleftarrow PCL \end{array} push PC$$



Fig. 6.25: NMI Forces Automatic Vectoring

Then, NMI causes an automatic restart at location 0066H. The complete sequence of events is the following:

PC		STACK	(preserve program counter)
IFFI		IFF2	(preserve IFF)
0		IFF1	(reset IFF)
JUMP TO 0066H			(execute interrupt handler)

Also, the status of interrupt-mask-bit flip-flop (IFF1) at the time that NMI was received is preserved automatically into IFF2. Then, IFF1 is reset in order to prevent any further interrupts. This feature is important to prevent the loss of lower-priority INT's and simplifies the external hardware: the status of a pending INT is preserved internally in the Z80.

The NMI interrupt is normally used for high priority events such as a real-time clock or a power failure.

The return from an NMI is accomplished by a special instruction, RETN: "return from non-maskable interrupt." The contents of IFF1 are restored from IFF2, and the contents of the program counter PC are restored from their location in the stack. Since IFF1 had been reset during execution of the NMI, no external INT's could be accepted during the NMI (unless the programmer uses an EI instruction within the NMI routine): there has been no loss of information.

Upon termination of the interrupt handler, the sequence is:

IFF2 IFFI (restore IFF) STACK PC (restore progr

(restore program counter)

Note that, once IFF1 is restored, maskable interrupt enable status is restored.

Interrupt

The ordinary, maskable, interrupt INT may operate in one of three modes. They are specific to the Z80, as the 8080 is equipped with only a single interrupt mode. The ordinary interrupt INT may also be masked selectively by the programmer. Setting the interrupt flip-flops IFF1 and IFF2 to a "1" will authorize interruptions. Setting them to a "0" (masking them) will prevent detection of INT. The EI instruction is used to set them, and the DI instruction is used to reset them. IFF1 and IFF2 are set or reset simultaneously. During execution of the EI and DI instructions, INT's are disabled in order to prevent any loss of information.

Let us now examine the three interrupt modes:

Interrupt Mode 0

This mode is identical to the 8080 interrupt mode. The Z80 will operate in interrupt mode 0 either when initially started (when the RE-SET signal has been applied) or else when an IMO instruction has been executed. Once mode 0 has been set, an interrupt will be recognized if the interrupt enable flip-flop IFF1 is set to 1, provided no bus-request or non-maskable interrupt occurs at the same time. The interrupt will be detected only at the end of an instruction. Essentially, the Z80 will respond to the interrupt by generating an IORQ (and an MI signal), and then do nothing, except wait.

It is the responsibility of an *external device* to recognize the IORQ and MI (this is called an *interrupt acknowledge* or INTA) and to place an instruction on the data-bus. The Z80 expects an instruction to be placed on its data bus by the external device within the next cycle. Typically, an RST or a CALL instruction is placed on the bus. Both of these instructions automatically preserve the program-counter in the stack, and cause branching to a specific address. The advantage of the RST instruction is that it resides within a single byte, i.e., it executes rapidly. Its disadvantage is to branch to only one of eight possible locations in page zero (addresses 0 through 255). The advantage of the CALL instruction is that it is a general-purpose branch instruction which specifies a full 16-bit address. However, it requires three bytes and therefore executes less rapidly.

Note that once the interrupt processing starts, all further interrupts are disabled. IFF1 and IFF2 are automatically set to "0". It is then the responsibility of the programmer to insert an EI instruction (Enable Interrupts) at the appropriate location within his program if he wishes to enable interrupts, and, in any case, before returning from the interrupt.

The detailed sequence corresponding to the mode 0 interrupt is shown in Figure 6.26.



Fig. 6.26: Interrupt Modes

The return from the interrupt is accomplished by an RETI instruction. Let us remind the programmer at this point that he/she is usually responsible for explicitly clearing the interrupt which has been serviced on the I/O device, and always for restoring the interrupt disable flag inside the Z80. However, the peripheral controller may use the INTA signal to clear the INT request, thus freeing the programmer of this chore.

In addition, should the interrupt-handling routine modify the contents of any of the internal registers, the programmer is specifically responsible for preserving these registers in the stack prior to executing the interrupt-handling routine. Otherwise, the contents of these registers will be destroyed, and when the interrupted program resumes execution, it will fail. For example, assuming that registers A, B, C, D, E, H and L will be used within the interrupt handler, they will have to be saved (see Figure 6.27).



Fig. 6.27: Saving the Registers

The corresponding program is:

SAVREG	PUSH	AF
	PUSH	BC
	PUSH	DE
	PUSH	HL

Upon completion of the interrupt-handling routine, these registers must be restored. The interrupt handler will terminate with the following sequence of instructions:

POP	HL	
POP	DE	
POP	BC	
POP	AF	
EI		(unless EI was used earlier in
		the routine)

ł

Additionally, if registers IX and IY are used by the routine they must also be preserved, then restored.

Interrupt Mode 1

This interrupt mode is set by executing the IM1 instruction. It is an automated interrupt handler which causes an automatic branch to location 0038H. It is therefore essentially analogous to the NMI interrupt mechanism except that it may be masked. The Z80 automatically preserves the contents of PC into the stack (see Figure 6.28).



Fig. 6.28: Mode 1 Interrupt

This automated interrupt response, which "vectors" all interrupts to memory location 38H, stems from the early 8080's requirement to minimize the amount of external hardward necessary for using interrupts. Its possible disadvantage is to cause a branch to a *single* memory location. In case several devices are connected to the INT line, the program starting at location 38H will be responsible for determining which device requested service. This problem will be addressed below.

One precaution must be taken with respect to the timing of this interrupt: when performing programmed input/output transfers, the Z80 will ignore any data that may be present in the data bus during the cycle which follows the interrupt (the interrupt acknowledge cycle).

Interrupt Mode 2 (Vectored Interrupts)

This mode is set by executing an IM2 instruction. It is a powerful mode which allows automatic vectoring of interrupts. The interrupt vector is an address supplied by the peripheral device which generated the interrupt, and used as a memory pointer to the start address of the interrupt-handling routine. The addressing mechanism provided by the Z80 in mode 2 is indirect, rather than direct. Each peripheral supplies a seven-bit branching address which is appended to the 8-bit address contained in the special I register in the Z80. The right-most bit of the final 16-bit address bit 0 is set to "0". This resulting address points to an entry in a table anywhere in the memory. This table may contain up to 128 double-word entries. Each of these double words is the address of the interrupt handler for the corresponding device. This is illustrated in Figures 6.29 and 6.30.



Fig. 6.29: Mode 2 Interrup1

The interrupt table may have up to 128 double-word entries.

In this mode, the Z80 also automatically pushes the contents of the program counter into the stack. This is obviously necessary, since PC will be reloaded with the contents of the interrupt table entry corresponding to the vector provided by the device.

Interrupt Overhead

For a graphic comparison of the polling process vs. the interrupt process, refer to Figure 6.18, where the polling process is illustrated on the top, and the interrupt process underneath. It can be seen that in the polling technique the program wastes a lot of time waiting.

INPUT/OUTPUT TECHNIQUES



Fig. 6.30: Mode 2 - A Practical Example

Using interrupts, the program is interrupted, the interrupt is serviced, then the program resumes. However, the obvious disadvantage of an interrupt is to introduce several additional instructions at the beginning and at the end, resulting in a delay before the first instruction of the device handler can be executed. This is additional overhead.

Exercise 6.28: Using the tables indicating the number of cycles per instruction, in Chapter 4, compute how much time will be lost to save and then restore registers A, B, D, H.

Having clarified the operation of the interrupt lines, let us now consider two important remaining problems:

I-How do we resolve the problem of multiple devices triggering an

PROGRAMMING THE Z80

interrupt at the same time?

2-How do we resolve the problem of an interrupt occurring while another interrupt is being serviced?

Multiple Devices Connected to a Single Interrupt Line

Whenever an interrupt occurs, the processor branches to a specified address. Before it can do any effective processing, the interrupt handling routine must determine which device triggered the interrupt. Two methods are available to identify the device, as usual: a software method and a hardware method.

In the software method, polling is used: the microprocessor interrogates each of the devices in turn and asks them, "Did you trigger the interrupt?" If the answer is negative, it interrogates the next one. This process is illustrated in Figure 6.31. A sample program is:

POLINT	IN	A, (STATUSI)	READ STATUS
	BIT	7, A	DID DEVICE REQUEST INT?
	JP	NZ, ONE	HANDLE IT IF SO
	IN	A, (STATUS2)	
	BIT	7, A	
	JP	NZ, TWO	
	etc.		

The hardward method provides the address of the interrupting device simultaneously with the interrupt request.



Fig. 6.31: Polled vs. Vectored Interrupt

To be more precise, when operating in mode 0, the peripheral device controller will supply a one-byte RST or a three-byte CALL on the data bus in response to the interrupt acknowledge, thus automating the interrupt vectoring, and minimizing the overhead.

Note that a subroutine call instruction is required as the Z80 does not save the PC when operating in mode 0.

In most cases, the speed of reaction to an interrupt is not crucial, and a polling approach is used. If response time is a primary consideration, a hardware approach must be used.

Simultaneous Interrupts

The next problem which may occur is that a new interrupt can be triggered during the execution of an interrupt-handling routine. Let us examine what happens and how the stack is used to solve the problem. We have indicated in Chapter 2 that this was another essential role of the stack, and the time has come now to demonstrate its use. We will refer to Figure 6.33 to illustrate multiple interrupts. Time elapses from left to right in the illustration. The contents of the stack are shown at the bottom of the illustration. Looking at the left, at time T0, program P is in execution. Moving to the right, at time T1, interrupt 11 occurs. We will assume that the interrupt mask was enabled, authorizing 11. Program P will be suspended. This is shown at the bottom of the illustration. The stack will contain the program counter and the status register of program P, at least, plus any optional registers that might be saved by the interrupt handler or 11 itself.



Fig. 6.32: Several Devices May Use the Same Interrupt Line

At time T1, interrupt II starts executing until time T2. At time T2, interrupt 12 occurs. We will assume that interrupt 12 has a higher priority than interrupt I1. If it had a lower priority, it would be ignored until II had been completed. At time T2, the registers for II are stacked, and this appears at the bottom of the illustration. Again, the contents of the program counter and AF are pushed into the stack. In addition, the routine for I2 might decide to save an additional few registers. 12 will now execute to completion at time T3. When 12 terminates (with an RETI), the contents of the stack are automatically popped back into the Z80, and this is illustrated at the bottom of Figure 6.33. Thus, automatically 11 resumes execution. Unfortunately, at time T4, an interrupt 13 of higher priority occurs again. We can see at the bottom of the illustration that again the registers for 11 are pushed into the stack. Interrupt 13 executes from T4 to T5 and



Fig. 6.33: Stack Contents During Multiple Interrupts

terminates at T5. At that time, the contents of the stack are popped into Z80, and interrupt I1 resumes execution. This time it runs to completion and terminates at T6. At T6, the remaining registers that have been saved in the stack are popped into Z80, and progam P may resume execution. The reader will verify that the stack is empty at this point. In fact, the number of dashed lines indicating program suspension indicates at the same time how many levels there are in the stack.

Exercise 6.29: Assume that the area available to the stack is limited to 300 locations in a specific program. Assume that all the registers must always be saved and that the programmer allows interrupts to be nested, i.e., to interrupt each other. Which is the maximum number of simultaneous interrupts that can be handled? Will any other factor contribute to still reduce further the maximum number of simultaneous interrupts?

It must be stressed, however, that, in practice, microprocessor systems are normally connected to a small number of devices using interrupts. It is, therefore, unlikely that a high number of simultaneous interrupts will occur in such a system.

We have now solved all the problems usually associated with interrupts. Their use is, in fact, simple and they should be employed to advantage even by the novice programmer.